Search by job, company or skills

ASIC Engineer, Formal Verification

ASIC Engineer, Formal Verification

Meta Platforms
2-7 Years
Not Disclosed
Quick Apply
  • Posted a month ago
  • Over 50 applicants have applied

Job Description

Meta is looking for ASIC Engineer, Formal Verification to join our dynamic team and embark on a rewarding career journey.

  • Develop and implement ASIC design methodologies, including design, verification, and testing
  • Collaborate with cross-functional teams to identify and understand requirements and develop solutions that meet business needs
  • Develop and maintain design specifications, test plans, and documentation
  • Participate in the full ASIC development cycle, including architecture, RTL design, verification, and synthesis
  • Perform design optimization and analysis to ensure optimal performance and power efficiency
  • Ensure compliance with industry standards and guidelines.
  • Strong knowledge of ASIC design methodologies and tools.
  • Excellent communication and interpersonal skills Strong analytical and problem-solving skills

More Info

Job Type:
Industry:
Function:
Employment Type:

Key Skills

ASIC development cycle

ASIC design methodologies

About Company

Similar Jobs

2-4 yrs
Bengaluru, India
Skills:
Perl, Python, Tcl, formal verification, JasperGold, VC-Formal, systemverilog, SVA
5-7 yrs
Bengaluru, India
Skills:
HDLs (Verilog, SystemVerilog), Assertion-Based Verification (SVA), Debugging, Python, VHDL, formal verification, Verification Environments, Functional Verification, IBM Formal Verification Tools, Testbenches
2-4 yrs
Bengaluru, India
Skills:
Scripting, Cpu, Gpu, Formal Verification Tools, formal verification, Temporal Logic Assertions, Verification Fundamentals
8-10 yrs
Bengaluru, India
Skills:
NOC (Network on Chip), HLS (High-Level Synthesis), power optimization , CDC (Clock Domain Crossing), Cpu, Perl, Verilog, System Verilog, Python, Tcl, LINT, Formal Verification Methodology, Shell-scripting, Memory and Peripheral Subsystems, Data path development, Synthesis, Timing Closure, Implementation Power methodology development, Micro-architecture and RTL development, Power Analysis and Optimization
4-9 yrs
Bengaluru, India
Skills:
Networking, Ovm, Test Methodologies, Pcie, Automation Frameworks, Ethernet, Emulation platforms, Uvm, Simulation Tools, Axi, AMBA, Design Verification, Verification infrastructure