Search by job, company or skills

Mirafra Technologies

AMS Verification Engineer

Save
new job description bg glownew job description bg glownew job description bg svg
  • Posted 14 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Position Title: Mixed-Signal Verification Engineer (AMS Verification)

Location: Bengaluru

Job Description

Good fundamentals in analog and mixed signal circuit concepts and topologies.

Experience working with mixed signal verification environment, simulation, and regression tools such as Cadence Virutuoso, Spectre, xCelium, Incisive, vManager, IMC

Ability to read analog schematics and extract related main functionality.

Familiar with Verilog based RTL coding and ASIC design methodology.

Experience in System Verilog for advanced verification methodologies such as assertions, constrained randomization, metric driven, and UVM.

Familiar with behavioral modelling of analog blocks using System Verilog (RNM) and VerilogAMS.

Experience in modelling analog & mixed signal blocks.

Some knowledge of UNIX shell scripting, Perl, Python and TCL scripting

Qualifications:

  • Education: Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
  • Experience:
  • 5+ years of experience in the semiconductor industry, with at least 4+ years in mixed-signal verification.

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 147221209

Similar Jobs

Bengaluru, India

Skills:

Visual Studio CodeSystem VerilogGitHub CopilotMixed-Signal verificationHspiceUvmCadence Xcelium-AMSSpectre

Bengaluru

Skills:

Mixed-Signal DVAMS VerificationAnalog Modelingsystemverilogbehavioral modelingChip Verification

Bengaluru, India

Skills:

analog circuits Unix EnvironmentDDRshell scriptingVerilogPythonModelsmemory subsystemsdigital design processessimulation debuggingRTLUvmtop-level integrationsystemverilogSchematicsVerilogAMS

Bengaluru, India

Skills:

Register modelingRegression managementSERDEScoverage analysisUvmFirmware interactionsystemverilogPHY architectures