Search by job, company or skills

AMS verification engineer

AMS verification engineer

Mirafra Technologies
4-6 Years
Not Disclosed
Early Applicant
  • Posted a month ago
  • Be among the first 10 applicants

Job Description

Analog Mixed Signal Verification

Description of Services:

Verification task is to verify power management unit with several LDOs and DCDC converter, also including SAR-ADC for monitoring purposes.

Implement top level sequences in directed testcases, together with checks on digital and analog signals

Some randomization of testcases may be required

Quickly ramp-up on internal UVCs used in Infineon projects

As a plus, utilization of GitHub Copilot in Visual Studio Code for efficient sequence generation

Deliverables and Results:

Implement top level sequences in directed testcases, together with checks on digital and analog signals

Some randomizations of testcases may be required

TSMC relevant

yes

Requirements:

Mixed-Signal verification, with good knowledge in UVM and System Verilog

Good understanding of architecture description, and conversion to a verification plan

Education:

BTech/MTech in Electronics/Electrical Engineering

Professional Background & Experience:

Minimum of 4 years of experience in AMS verification

Prior Knowledge:

Tooling: Cadence Xcelium-AMS with spectre for analog parts and hspice measurement

Good to have: Github Copilot in Visual Studio Code

More Info

Job Type:
Function:
Employment Type:

Key Skills

GitHub Copilot

Mixed-Signal verification

Cadence Xcelium-AMS

Similar Jobs

3-5 yrs
Bengaluru, India
Skills:
Real Number Modeling (RNM), Verification Coverage Analysis, Cadence Xcelium, coverage analysis, DAC Verification, Root-Cause Analysis, Mixed-Signal Waveform Analysis, Mixed-Signal Simulation, PLL Verification, ADC Verification, Regression Debugging, Mixed-Signal Interfaces, Cadence ADE Assembler, Analog Mixed-Signal Verification, Mixed-Signal Testbench Development, Cadence Mixed-Signal Design Environment, Analog Behavioral Modeling, Mixed-Signal Behavioral Models, Simulation Debugging, Analog Building Blocks, AMS Verification, Verilog-AMS, Cadence Virtuoso, AMS Verification Methodology
2-5 yrs
Bengaluru, India
Skills:
simvision , Perl, Shell scripting, Python, Tcl, Xcelium, VIVA, VerilogAMS, Virtuoso ADE Assembler, SV RNM, System Verilog UVM, Regression flows
4-6 yrs
Bengaluru, India
Skills:
Tcl Scripting, Unix Shell Scripting, Perl, Verilog, System Verilog, Python, Incisive, IMC, constrained randomization, behavioral modelling, metric driven, Uvm, ASIC design methodology, Spectre, System Verilog RNM, xCelium, vManager, assertions, VerilogAMS, mixed signal verification
5-7 yrs
Bengaluru, India
Skills:
simvision , Cadence Xcelium, AMS SPICE, DMSO, verification planning, testcase creation, testbench development, Verisium, simulation debug, Cadence Virtuoso, Xps, Spectre UltraSim, analog mixed-signal simulation