
Search by job, company or skills
Showing 8 jobs
Skills:
Digital Logic Design, Scripting, LINT, cdc, Processor SoC architecture, formal equivalence, micro-architecture, DSP fundamentals, SoC Designs, ECO flows
Skills:
rtl verification , Ovm, Verilog XL, DC Ultra, cdc, GLS simulation, Memory BIST, RTL Synthesis, Fusion Compiler, MBIST, LEC, Uvm, Synthesis tools, Verilog NC, RSQ, Dft, spyglass, Verification methodologies, ATPG, ICC Synthesis constraints
Skills:
C, Perl, Verilog, Shell scripting, Python, Tcl, C++, EDA toolkits, systemverilog, Coverage gap analysis, Emulation, Functional and code coverage closure, Simulation, Test stimulus optimization, Regression triage and coverage acceleration
Skills:
bist , Test Execution, Functional Testing, Perl, Scripting Languages, Python, Tcl, Scan Insertion, digital design concepts, ATPG, test plan development, EDA Tools, MBIST implementation, Cadence, Mentor, Synopsys
Skills:
nand flash , Scripting Languages, Code Review, Python, test coverage improvement, embedded firmware development, unit test generation, AI-assisted code generation, firmware debugging, memory code optimization, programming tools and environments, SSD HDD storage systems, AI agents, defect analysis, root-cause analysis, AI-driven automation
Skills:
Verilog, Microprocessors, Usb, Logic Design, Pcie, LINT, cdc, pad ring, SoC clocking, Design Compiler, Asynchronous interface, Synthesis, SDCC, RTL Coding, micro-architecture, Low power SoC design, System-Verilog, constraint development, SOC design, chip level floorplan, Memory controller designs, reset debug architecture, AMBA protocols, primetime, Axi, APB, timing concepts for ASIC, Timing Closure, Multi Clock designs, AHB
Skills:
System Verilog, Digital-analog interface requirements, RTL design and development, Linting, Mixed-signal design flows, RDC analysis, Coverage-driven design methodologies, Timing Constraints, Digital control logic, Synthesis and timing closure methodologies, RTL coding in Verilog, Low-power design techniques
Skills:
Jtag, Shell, Python, Tcl, scan compression, IEEE 1149.x, MBIST, DFT implementation methodology, IEEE 1687, DFT EDA tools, ATPG, hierarchical DFT methodologies, LBIST, automation and scripting skills
