System Verilog, formal verification methodologies, C testcases, scripting for flow integration, Uvm, AI ML-driven EDA tools

Digital Logic Design, Embedded Firmware, Scripting Languages, Verilog, System Verilog, Jtag, IEEE1500, MBIST, UPF, Memory dump, Scan dump, DFT architecture, Power management verification, Micro-processor debug, C Language, Hardware

Python, scoreboarding, Mentor Questa, Cadence Xcelium, AXI protocol, GLS, SystemVerilog UVM, Synopsys VCS, memory controller architecture, assertions SVA, DDR protocol JEDEC specifications, functional coverage

C, Systemc, Algorithm Development, Technical Leadership, MATLAB, Verilog, Python, Research Innovation, Cross-Functional Collaboration, System-Level Power Estimation, VHDL, Simulink, system modeling, Methodology Development

Ethernet, Pcie, Synopsys, Uvm, advanced verification methodologies, systemverilog, Mentor, Cadence, PAM4, Register modeling, D2D, protocol VIP integration, Avery, PAM2

Functional coverage, Assertions SVA, Timing Constraints SDC, Physical Design PD, Uvm, Rtl Design, SystemVerilog SV, Verification

Tcl, Vcs, Python, Perl, Version Control, assertion-based verification, Questa, Uvm, verification methodologies, systemverilog, CI CD, RTL simulation, functional coverage