
Search by job, company or skills
Showing 8 jobs
Skills:
Vcs, DDR, Pcie, Debugging, Python, Usb, FPGA Design, Ethernet, Tcl, FPGA toolchains, logic analyzers, Oscilloscopes, clock domain crossing, Intel Quartus, Resource Optimization, VHDL, in-circuit emulators, Lattice Diamond, Timing Analysis, systemverilog, Xilinx Vivado, Questa, Modelsim, digital system design, Hardware Verification
Skills:
memory controllers , Uart, Spi, Hdl Languages, Pcie, Verilog, I2c, Unix Systems, Otn, Uvm, Microsemi FPGAs, systemverilog, Ethernet-based protocols, Axi, quartus, VHDL, scripting tools, Vivado, VMM, Libero
Skills:
FPGA Design, Verilog, FPGA debugging, VHDL, AMD Vivado, logic analyzers, Intel Altera Quartus, Oscilloscopes, Libero SoC
Skills:
VHDL programming, Xilinx, FPGA development, hardware debugging, Intel Altera, Timing Closure, RFSoC, Vivado, Modelsim, LabVIEW FPGA, Rtl Design, Simulation
Skills:
rtl development , nand flash , Tcl, Verilog, FPGA Design, Python, Bash, Pcie, IP Integrator, Vivado Design Suite, VHDL, ChipScope ILA, Embedded Systems, Xilinx FPGAs
Skills:
Tcl Scripting, Doors, Knowledge of Hardware Board and different components like ADC DAC Serial Memory, DO-254 development process, Electronics Electrical Engineering, Hardware system design knowledge of digital logic, RTL development using VHDL, FPGA verification developing Test case Test procedures Test bench debug and simulation using Modelsim Questasim, FPGA Synthesis Place and Route, Developing timing constraints solving CDC issues timing analysis and timing closures for FPGA, Requirement analysis and validation, Different bus protocols like I2C SPI QSPI UART AXI DDR3 4 PCIe JTAG, FPGA design tools like Libero
Skills:
Doors, Tcl Scripting, FPGA Synthesis Place and Route, DO-254 development process, RTL development using VHDL, Hardware system design knowledge of digital logic, Different bus protocols like I2C SPI QSPI UART AXI DDR3 4 PCIe JTAG, FPGA verification developing Test case Test procedures Test bench debug and simulation using Modelsim Questasim, Developing timing constraints solving CDC issues timing analysis and timing closures for FPGA, FPGA design tools like Libero, Electronics Electrical Engineering, Knowledge of Hardware Board and different components like ADC DAC Serial Memory
Skills:
Tcl, Verilog, Python, Perl, VHDL, systemverilog, Vivado, quartus
