Search by job, company or skills

N

Verification Engineer, Digital IP

Nxp Semiconductors
Bengaluru, India
5-7 Years
Save
  • Posted 19 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

In this role you will be responsible for verifying complex IPs involving memory controllers, and interconnects, collaborating with global design and architecture teams.

Key Responsibilities

  • Responsible for the pre-silicon verification of IP modules or, IP subsystems
  • Responsible for defining and writing IP verification plans based on requirements documents (industry standards, product requirements, IP architecture and IP implementation specifications)
  • Interface to HW, FW, and SW design teams, as well as to architecture and system engineering teams, to understand functionality and application of the IP or subsystem.
  • Responsible for executing verification plan according to the product specification and verification requirements defined by product architects.
  • Responsible for architecting, developing, debugging and running UVM based verification environment for RTL simulation.
  • Define and develop test cases in an appropriate verification framework. Create stimulus and assertions, run simulation, debug test cases on the design models (RTL, power aware RTL, gate level, FPGA, Emulation platform), run regression, collect and analyze code/functional coverage.

Job Qualification

  • Degree in Electrical Engineering or Computer Science, with 5+ years of experience on IP/Sub-System Verification
  • Proven experience in testbench design and development using UVM methodology for IP/Subsystem and SOC.
  • Experience in Microcontroller and Microprocessor architecture, Interconnect, Cache Coherency.
  • Experience in protocols like AHB/AMBA, Memory (ROM, RAM, Flash, LPDDR/DDR3/4) and memory controllers.
  • Advanced knowledge of Verilog, System Verilog, C/C++, Shell.
  • Good knowledge in scripting like Perl, TCL or Python is a plus
  • High proficiency in Metric Driven Verification concepts, functional and code coverage.
  • High proficiency in directed and constrained random methodologies.
  • Good knowledge of formal verification methodologies and assertions.
  • Experience with debugging of designs pre- and post-silicon, in simulation and on the bench.
  • Excellent written and verbal communication skill.

More information about NXP in India...

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Semiconductor
Employment Type:
Full time

About Company

Nxp Semiconductors

Job ID: 149242443

Jobs by Skill - IT
Jobs by Skill - Non IT
International Jobs
Last Updated: 16-06-2026 07:56:14 PM
Homejobs in Bengaluru / BangaloreVerification Engineer, Digital IP

Similar Jobs

Senior AMS Design Verification Engineer / AMS DV Lead

best nanotech
Bengaluru, India

Skills:

Regression Analysis, Cadence Xcelium, Top-Level Verification, wreal Modeling, model validation, Cadence VIVA, Schematic-Level Correlation, Uvm, Coverage-Driven Verification, Analog Circuit Fundamentals, Waveform Debug, SV-RNM, Verification Planning, Cadence ADE Assembler, Simulation Debug, SoC AMS Verification, Digital Design Flow, Mixed-Signal SoC Integration, systemverilog, Verilog-AMS, Cadence SimVision, Cadence Virtuoso, AMS Verification Methodology, Mixed-Signal Verification

System Verification Engineer

Volvo Group India Private Limited
Bengaluru

Skills:

.NET, Test Automation, Python, System Verification

Verification Engineer, Digital IP

Nxp Semiconductors
N
Bengaluru, India

Skills:

code coverage , C, Shell, Perl, Verilog, System Verilog, Python, Tcl, Metric Driven Verification, Uvm, formal verification methodologies, assertions, functional coverage, constrained random methodologies

Senior Verification Engineer

Nvidia
Bengaluru, India

Skills:

Verilog, System Verilog, CPU architecture, Coherent fabric designs, debugging skills, ARM knowledge

Design Verification Engineer

HCL TechBee
Bengaluru, India

Skills:

Perl, Shell scripting, Python, UVM Universal Verification Methodology, PCIe protocol, Debugging RTL and gate level simulation issues, systemverilog