Search by job, company or skills

Verification Engineer

Verification Engineer

Angel and Genie
4-8 Years
Not Disclosed

This job is no longer accepting applications

Job Description

Positions: IP/ SoC Verification Engineer / Senior Verification Engineer

Location: Bangalore

Experience: 4 - 8 Years

Employment type: Full Time, permanent

Salary: 32 Lakhs PA

Key Responsibilities

  • Understand the design/arch requirements and create/modify test plan
  • Create test suites (SV/UVM, C, etc, as needed) and test benches
  • Collaborate closely with the design team to address any design errors
  • Perform initial debug of test failures to identify design errors
  • Analyse test results (logs, waveforms) and report the observations in case of issues.
  • Identify functional cover points and assertions, write test cases/sequences to cover them
  • Regress and triage the test cases
  • Improve the quality of verification, identify coverage holes, adjust randomization, write new test cases to improve coverage
  • Automate verification environment to handle multiple design configurations
  • Report verification metrics/status as defined by verification lead/manager
  • Review and sign-off verification for tape-out

Required Skills & Knowledge:

Technical Skills

  • Good understanding of SoC Architectures
  • Test case, assertions and functional coverage planning
  • Experience of writing test cases with C, SV/UVM
  • Design and development of test bench components (checkers, scoreboard) /test benches using HVLs like System Verilog, specman-e etc from scratch
  • Good experience in Functional coverage, assertions coding
  • Good experience in code and functional coverage closure
  • Excellent programming and Strong debugging skills
  • Good knowledge and experience in AMBA ACE, AXI, AHB, APB protocols
  • Experience in PCIe 4/5, LPDDR 4/5, GDDR6, SD/eMMC, GBE and other high-speed peripherals
  • Experience in CPU/BFM(VIP) based verification
  • Experience in boot, reset, clocking, debug and Low power verification
  • Experience in performance verification
  • Good understanding and experience with Scripting languages like Perl, python, make, wake
  • Good experience with EDA simulation and waveform viewer tools

Soft Skills

  • Excellent Analytical and problem-solving skills
  • Excellent oral and written communication skills
  • Orientation towards Innovation
  • Good time management and result orientation

Qualification

BE/ B. Tech/ ME/ M. Tech or equivalent in ECE/ EEE/CSE

More Info

Job Type:
Function:
Employment Type:

Key Skills

Functional coverage assertions

code and functional coverage closure

SoC Architectures

boot reset clocking debug

wake

Low power verification

APB protocols

CPU BFM VIP based verification

EDA simulation

SV

GDDR6

specman-e

waveform viewer tools

eMMC

About Company

Similar Jobs

7-9 yrs
Bengaluru, India
Skills:
Usb, Fpga, Pcie, Perl, Python, verification methodologies, Emulation, coverage driven verification, directed constrained-random tests, Uvm, systemverilog, MIPI, formal verification, AMBA, Test Bench, transaction level modeling, AXI4
8-10 yrs
Bengaluru, India
Skills:
C, Pcie, Perl, Python, Tcl, UFS, HSIO PHY Controllers, Skill, Open Verification Methodology, USB2, systemverilog, MIPI, USB3, Universal Verification Methodology
6-8 yrs
Bengaluru, India
Skills:
Verilog, Ovm, DFI protocol, LPDDR4, DDR PHY verification, Uvm, JEDEC standards, systemverilog, LPDDR5
5-7 yrs
Bengaluru, India
Skills:
Switch, Pcie, Virtualization, Verification tools for simulation and debug, UFS, XUSB, High Speed IO verification, 1G Ethernet MAC, Uvm, Security, Sensor processing, Memory controller verification, Axi, Interconnect verification, APB, VMM, Safety, CPU verification, formal verification
10-12 yrs
Bengaluru, India
Skills:
rtl verification , Automation, Verilog, Python, FineSim, AMS verification, Transistor-level verification, Mixed-signal coverage analysis, AI-assisted solutions, Circuit Analysis, Uvm, Functional code assertion, systemverilog, CMOS design fundamentals, Hspice, Mixed-signal architectures, Semiconductor device behavior, Spice, EDA workflow optimization