Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Search Jobs
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Synthesis Engineer
Mirafra Technologies

Synthesis Engineer

Mirafra Technologies
3-5 Years
  • Posted 18 days ago
  • Be among the first 10 applicants

Job Description

Experience : 3+ Years

Notice Period : Immediate to 30 days.

Job Description:

* Placement/Power aware synthesis using Synopsys & Cadence tools (DCG/NXT/FC, Genus)

* Constraints development, Formal Verification, CECO, Static Timing Analysis & timing closure

* Work closely with design team to come up with preplacement requirements & timing constraints

* Work closely with physical design team for floorplan, placement & timing reviews

* Work closely with cross-functional teams to review standard cell profile, timing models & memory models

Skills:

* Good understanding of ASIC design flow

* Hands on experience in synthesis and static timing analysis

* Proficiency with Synopsys DC & PT tools and Verilog/VHDL is a must

Experience in Perl, TCL and shell scripting is desirable

* Excellent interpersonal & analytical skills with ability to work independently

Bachelors or Master's Degree with a strong VLSI Background

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Vlsi
Employment Type:
Full time

Key Skills

ASIC design flow

Synthesis
VHDL

Synopsys DC PT tools

static timing analysis
shell scripting
Perl
Verilog
Tcl
Last Updated: 10-09-2026 05:31:19 PM

Similar Jobs

NPU AI/Processor Synthesis Engineer- Sr LeadQualcomm
Q
3-5 yrs
Bengaluru, India
Skills:
Perl, Python, Tcl, primetime, constraint development, Fusion Compiler, low-power design methodologies, Timing Analysis, Cadence Genus, UPF-based flows, RTL synthesis, Synopsys Design Compiler, Timing Closure
Senior Synthesis Engineerleadsoc technologies pvt ltd
3-6 yrs
Bengaluru, India
Skills:
conformal lec , Perl, Shell script, Tcl, Pre-STA timing analysis, DFT Insertion, Fusion Compiler, Conformal Low Power, Formality, Tempus, VCLP tool, Functional ECO flow, Logic equivalence check, primetime, Physical Synthesis, UPF Low power concepts, Genus, Low power check
STA and Synthesis EngineerMirafra Technologies
5-7 yrs
Bengaluru, India
Skills:
Static timing analysis, design optimization, SDC constraints, Logic Synthesis, Timing ECOs, Clock-gating checks, CDC-related timing issues, UPF, ECO implementation, MMMC timing analysis, Timing Closure, Formal equivalence checking, CPF, Low-power design methodologies, PPA optimization, Physical-aware RTL-to-gate synthesis
STA Synthesis EngineerSamsung R&D Institute India - Bangalore Private Limited
S
4-7 yrs
Bengaluru, India
Skills:
Tcl, Python, Perl, timing ECO generation, Timing Constraints, timing constraint validation, AOCV, timing convergence, UPF basics, cross-talk, STA fundamentals, noise process variation, UPF based static low power check, ASIC Back End flows, power optimization techniques, Signal Integrity, physical and UPF aware synthesis, POCV, power analysis
Synthesis CAD EngineerAMD Maquinaria
5-9 yrs
Bengaluru, India
Skills:
Sed, Perl, Awk, Python, Tcl, ICC2, FM VCLP, Innovus, DC Fusion Compiler, Genus, Front-End Synthesis, Conformal ECO flows