Search by job, company or skills

7-9 Years
Not Disclosed
  • Posted 18 hours ago
  • Be among the first 10 applicants

Job Description

Key Responsibilities:

  • Timing Closure Leadership: Deliver sign-off quality STA across complex, high-frequency designs, ensuring robust performance in diverse modes and corners.
  • Customer Impact: Translate technical excellence into measurable outcomes for customers — faster turnaround, improved QoR, and optimized PPA trade-offs.
  • Constraint Development: Architect and validate timing constraints to guarantee design reliability and seamless integration into customer workflows.
  • Synthesis & Optimization: Own synthesis flows using Fusion Compiler and Design Compiler, achieving customer-defined targets for timing, area, and power.
  • Cross-functional Collaboration: Partner with RTL, PD, and DFT teams to proactively resolve design challenges, ensuring smooth delivery for customer programs.
  • AI-driven Design: Apply reinforcement learning tools (DSO.ai) to accelerate design space exploration, delivering innovative solutions that reduce cycle time.
  • Low Power & UPF: Implement and verify UPF-based power intent, ensuring energy-efficient designs aligned with customer requirements.
  • Formal Equivalence & ECOs: Guarantee functional correctness through formal verification and ECO generation, enabling reliable customer tape-outs.

Qualifications:

  • Bachelor's degree in Electrical Engineering from reputed universities
  • 7+ years of semiconductor design experience at leading companies
  • Expertise in STA, synthesis, constraints, and low-power verification.
  • Proficiency in industry-standard tools: PrimeTime, Fusion Compiler, Design Compiler, Formality, ICC2, Conformal, VCLP.
  • Strong programming skills in TCL, Python, Perl, and Verilog.
  • Deep understanding of advanced node challenges (cross talk, OCV, AOCV, POCV) and clock architectures.

What Sets You Apart

  • Proven ability to deliver timing closure at cutting-edge nodes.
  • Track record of driving customer success through technical innovation.
  • Exposure to AI-driven optimization tools that redefine design efficiency.
  • Strong communicator who bridges technical depth with customer priorities.

More Info

Key Skills

Fusion Compiler

ICC2

DSO.ai

Formality

Conformal

VCLP

low-power verification

Similar Jobs

7-10 yrs
Bengaluru, India
Skills:
Static Timing Analysis, Timing Closure, MCMM Analysis, Sign-off, Constraints Development, Crosstalk Analysis, Signal Integrity, Prime Time
8-10 yrs
Bengaluru, India
Skills:
Static Timing Analysis, Constraints, Timing Closure, industry-standard STA tools
10-12 yrs
Bengaluru, India
Skills:
Computer Engineering, Tcl, low-power designs, Computer Science, Electrical Engineering, coding constraints
10-12 yrs
Bengaluru, India
Skills:
synopsys primetime , Synopsys FusionCompiler, Advanced Node Experience, Timing Signoff Tools, Physical Design Flow, SDC Proficiency, Advanced Clocking
7-9 yrs
Bengaluru, India
Skills:
Tcl Scripting, PTECO, SDC constraints, OCV, modes, primetime, POCV analysis, Tweaker, physical design flow, high frequency blocks, full-chip STA closure, ECO implementation, Signal Integrity, STA tool Tempus, process variations, Timing Closure, DMSA, DFT modes, AOCV, timing corners