Search by job, company or skills

7-10 Years
Not Disclosed
  • Posted 14 hours ago
  • Be among the first 10 applicants

Job Description

Company Description Core Asic Inc is a customer-focused VLSI design and verification services company with operating entities in Bangalore, India and Austin, Texas. The company provides complete spec-to-silicon turnkey solutions, including firmware co-development, for clients across diverse semiconductor and IoT applications. Its experienced team of engineers and technology experts delivers silicon-proven platform solutions for IP design and verification, VIP development, SoC verification, and emulation services. Core ASIC emphasizes on-time delivery, strong client alignment, and a focus on technology, time-to-market, and ROI to serve as a long-term partner in growth for its clients.

STA Lead:

Years Of Experience: 7-10 Years

Key skills: Static Timing Analysis, Prime Time, Timing Closure, Constraints Development, MCMM Analysis, Signal Integrity, Crosstalk Analysis, Sign-off

Job Description:

Drive block and chip-level timing closure activities. Develop timing constraints, perform MCMM analysis, identify setup and hold violations, conduct SI and crosstalk analysis, and collaborate with RTL, Synthesis and Physical Design teams for final timing sign-off.

More Info

Key Skills

MCMM Analysis

Sign-off

Constraints Development

Crosstalk Analysis

Prime Time

About Company

Similar Jobs

8-10 yrs
Bengaluru, India
Skills:
Static Timing Analysis, Constraints, Timing Closure, industry-standard STA tools
7-9 yrs
Bengaluru, India
Skills:
Tcl Scripting, PTECO, SDC constraints, OCV, modes, primetime, POCV analysis, Tweaker, physical design flow, high frequency blocks, full-chip STA closure, ECO implementation, Signal Integrity, STA tool Tempus, process variations, Timing Closure, DMSA, DFT modes, AOCV, timing corners
8-12 yrs
Bengaluru, India
Skills:
Tcl Scripting, Perl scripting, Sta, Design Compiler, OCV, primetime, Timing debug, Fusion Compiler, Formal equivalence tools, Tempus, SDC, MCMM, RTL-to-GDS implementation flows, POCV, Advanced-node timing closure, AOCV
6-12 yrs
Bengaluru, India
Skills:
synopsys primetime , Perl, Static Timing Analysis, Python, Tcl, Timing exceptions, OCV, ASIC implementation, Full-chip STA, Timing sign-off, Timing Closure, SDC, MMMC, POCV, Si, Physical design flow, AOCV
7-9 yrs
Bengaluru, India
Skills:
synopsys primetime , static timing analysis, Soc, Perl, Python, Tcl, low-power techniques, Electronic Design Automation EDA tools, digital design fundamentals, Multi mode timing constraint development, STA tools, Cadence Tempus, ASIC, clocking architectures, timing constraints SDC, timing signoff