Required Skills:
- Proficiency in Static Timing Analysis (STA)
- Experience with block-level and top-level timing closure (BCLP)
- Knowledge of Logical Equivalence Check (LEC)
- Ability to write and debug SDC constraints
Location: Bangalore, Hyderabad, Chennai, Noida
Experience: 4+ years