

Search by job, company or skills

Job ID: 150843429
Skills:
code coverage , Regression Analysis, Test Plan Creation, formal verification, SV assertions, Uvm, coverage-driven verification, systemverilog, functional coverage
Skills:
arm architecture , C, Ovm, Jtag, Perl, Verilog, System Verilog, Python, CPU architecture, interconnects, Uvm, debug architecture protocols, power management techniques, coherent fabrics, VHDL, SoC Verification, SVTB
Skills:
Low Power Verification., C Programming, SoC Verification, systemverilog, Uvm, ARM SoC, Gate Level Simulation, Coverage Closure, APB, AHB, Axi
Skills:
Perforce, Vcs, Git, Shell, Perl, Python, Tcl, SoC ASIC Verification, Xcelium, Functional coverage assertions, Uvm, systemverilog, Full Chip Verification, Constrained random verification, Questa, SVA
Skills:
Perl, Verilog, Python, advanced verification methodologies like e-specman SV-UVM, debug tools like Indago GDB, SV scripting languages, Cadence or equivalent simulation tools