Search by job, company or skills

Intel

SoC Design Verification Engineer

5-10 Years
Save
new job description bg glownew job description bg glow
  • Posted 20 days ago
  • Be among the first 30 applicants
Early Applicant
Quick Apply

Job Description

Job description

 About The Role  

You will be part of Intel Data Center and AI group driving Intel's latest AI SoCs in the World's leading process technologies. In this role you will be responsible to develop SoC / SS pre-Silicon functional verification environment along with a team of highly skilled engineers to verify system level design . Your role spans end to end Pre-Silicon verification from verification architecture definition to PRQ/ customer support.We're looking for a highly motivated, Pre-Silicon Verification Lead Engineer who will be responsible to :

Define Verification architecture that is scalable across multi level verification for most advanced multi die SoCs

Define domain level verification plan

Develop VIPs, protocol checkers, scoreboards.

Define coverage, assertion based verification methodologies.

Work directly with hardware architects, logic designers to influence overall SoC and system design.

Mentor and technically lead junior engineers.

 Qualifications 

Candidate should have a Bachelors/ Masters in Electrical or Computer Science Engineering or related field with 15+ years of technical experience.

Related technical experience should be in/withSilicon Design and/or Validation/Verification.Preferred QualificationsExperience in CPU/ GPU verification

Experience with SV/ UVM Language

Experience with Formal verification techniques is a plus

Strong background in scripting - PERL/Python

System hardware and software debug skills

Understanding of software hardware co-validation techniques

Solid understanding of system and processor architecture, advanced memory and IO technologies


More Info

Job Type:
Industry:
Employment Type:
Open to candidates from:
Indian

About Company

Job ID: 107708899

Similar Jobs

Bengaluru, India

Skills:

Tcl ScriptingPythonSystem VerilogHW–SW interactionSoC TB architecturetest-plan creationUPF-based methodologiesdebug skillsUVM methodologyRTL integrationDV sign-off flowsgate-level simulationpower-aware verification

Bengaluru, India

Skills:

PcieOvmScriptingSystem VerilogEthernetUvmHBM2HBM3Memory protocolsGDDRxSVAAHBLPDDR4AMBA standardsAPBHigh speed SerDesAxi

Bengaluru, India

Skills:

OvmSystem VerilogRTL DebuggingUvmGPU architecture understandingTest Bench bring-upEmulation environmentsSimulation environmentsTest Plan development

Bengaluru

Skills:

System VerilogSoC VerificationRtl DesignDesign VerificationUvmAsic verification

Bengaluru, India

Skills:

VcsPerlPythonTclDebugging methodologiesVerdiAssertions SVAXceliumUvmASIC SoC Verification FlowssystemverilogCoverage-driven verificationspyglassSimulation and regression flowsJenkins Regression Automation ToolsDVEQuestaFunctional Verification