Search by job, company or skills

Senior RTL Design Engineer

MosChip Semiconductor
6-12 Years
Bengaluru, India
  • Posted 3 days ago
  • Be among the first 10 applicants

Job Description

Job Description:

Role: Senior RTL Design Engineer

Experience: 6 - 12 Years of Experience

Location: Bangalore/ Hyderabad

Work Mode: Work from office

Required Skills

  • Experience in Logic design / RTL coding is a must.
  • Experience is SoC design and integration for complex SoCs is a must.
  • Experience in Verilog/System-Verilog is a must.
  • Experience in Multi Clock designs, Asynchronous interface is a must.
  • Experience in using the tools in ASIC development such as Lint and CDC.
  • Experience in Synthesis / Understanding of timing concepts is a plus.
  • Experience in ECO fixes and formal verification.
  • Should have knowledge of AMBA protocols - AXI, AHB, APB, SoC clocking/reset architecture.
  • Excellent oral and written communications skills.
  • Proactive, creative, curious, motivated to learn and contribute with good collaboration skills

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Engineering
Employment Type:
Full time

Job ID: 151459095

Last Updated: 22-07-2026 05:59:12 PM
Homejobs in Bengaluru / BangaloreSenior RTL Design Engineer

Similar Jobs

Senior RTL Design Engineer

Intel Corporation
Bengaluru, India

Skills:

Verilog, System Verilog, Cadence JasperGold, digital-analog interface, UPF, LEC, clock gating, Linting, PIPE interface standard, high-speed SerDes architectures, formal verification, calibration algorithms, Synopsys SpyGlass, low-power design techniques

Senior RTL Design Engineer

ALTEN Calsoft Labs
Bengaluru, India

Skills:

Verilog, Pcie, Low power estimation, Low power RTL design, Microarchitecture synthesis, LINT, Timing Closure, Rtl Design, CXL, cdc

Senior RTL Design Engineer - FUSA/Automotive IP

semi leaf
Bengaluru, India

Skills:

Verilog, RDC, LINT, ISO 26262, Safety analysis methodologies, Functional Safety concepts, RTL design and integration, systemverilog, ASIL requirements, Synthesis checks, cdc, Micro-architecture development

Job Opportunity For Senior/Lead RTL Design Engineer

Mahindra Satyam
Bengaluru, India

Skills:

Sdlc, Agile Methodologies, C, Java, Soc Architecture, Verilog, Python, Git, RTL integration, HDLs, Verification Tools, digital design principles, ASIC Design, VHDL, DevOps practices

Senior Engineer, RTL Design

Arm
Bengaluru, India

Skills:

Ovm, Perl, Python, physical implementation, Synthesis, cdc, verification methodologies, static design checks, Verilog Hdl, Linting, Timing Analysis, Uvm, systemverilog, power management techniques, Dft, RDC, X-Propagation, design specifications, digital hardware design