Search by job, company or skills

Senior Physical Design Engineer

  • Posted 11 days ago
  • Be among the first 10 applicants

Job Description

Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's Intelligent Cloud mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.

As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the SCHIE team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for seasoned engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.

Responsibilities

We are seeking a highly skilled Senior Physical Design Engineer to join our dynamic team. As a key member of our semiconductor design team, you will be responsible for physical design implementation and physical integration efforts to ensure the successful development of cutting-edge semiconductor products.

  • As a Senior Physical Design Engineer, you will be responsible for Physical Design tasks at block, subsystem, sub-chip, and/or full-chip level. 
  • The tasks will include Floorplanning, Synthesis, Placement, CTS and custom clocking, Routing, Static Timing, Physical Verification, Formal Equivalency, Power Efficiency, IR-Drop, and EM.
  • You may also be involved in Physical Design flow development/automation and evaluation of and recommendations for technology, IP, and vendor selection.
  • You are expected to be able to work with limited direction, have keen attention to detail, and be able to provide crisp status of progress, issues, and risks on the program to the management team.  Occasional travel may be required.

Qualifications

  • Bachelor's or master's in electrical or computer engineering or related field with 8+ years of experience
  • Experience in physical design implementation, signoff at block / sub system / sub-chip / SoC level.
  • Experience in tapeouts of complex ASICs in leading edge technology

This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.

Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

More Info

Job Type:
Industry:
Employment Type:

About Company

Job ID: 151195631

Similar Jobs

Bengaluru, India

Skills:

static timing analysisindustry-standard EDA tools for physical design and verificationSynthesisRTL-to-GDS workflowsmulti-power domain analysisPlace And Routelow-power design techniquesClock Tree Synthesis

Bengaluru, India

Skills:

clocking power integrity LV EM IR AnalysisESD AnalysisPhysical Design IntegrationRTL2GDS ImplementationSignal IntegrityPPA Power DRC SignoffLVS clean-upDRCPower MeshPNR Floor PlanTiming Signoff

Bengaluru, India

Skills:

ECO Change Orderpower integrity RoutingTiming OptimizationEMIR AnalysisLVSCadence InnovusPhysical VerificationfloorplanningPhysical DesignCrosstalk AnalysisSignal Integrity ClosureDRC

Bengaluru, India

Skills:

TclRoutingPerlNetlist2GDSII ImplementationPower Integrity AnalysisprimetimeFloor PlanningPhysical VerificationCadence ToolsCalibreCTSInnovusStaICC2Physical Design MethodologiesTkPlacementPT-PXsub-micron technology

Bengaluru, India

Skills:

power optimization ScriptingPerlPythonTclMentorCadencePhysical design flowsEDA ToolsSynopsysSignal IntegrityTiming Analysis