Search Jobs

Search by job, company or skills

Senior Physical Design Engineer

Senior Physical Design Engineer

edgesilica private limited
  • Posted 12 hours ago
  • Be among the first 10 applicants

Job Description

About the Role

EdgeSilica is looking for a Physical Design Engineer with 5+ years of hands-on experience to join our semiconductor engineering team in Hyderabad.

Key Responsibilities

  • Execute physical design activities from floorplanning through signoff.
  • Work on placement, Clock Tree Synthesis (CTS), routing, and timing closure.
  • Analyze and resolve timing, congestion, and physical design issues.
  • Support physical verification activities including DRC/LVS.
  • Collaborate with design, STA, and verification teams to achieve project milestones.

Required Skills & Experience

  • 5+ years of experience in Physical Design.
  • Hands-on experience with Floorplanning, Placement, CTS, Routing, and Timing Closure.
  • Good understanding of physical design flows and signoff.
  • Experience with DRC/LVS and physical verification.
  • Experience with industry-standard EDA tools is preferred.

Location: Hyderabad

More Info

Similar Jobs

8-12 yrs
Hyderabad, India
Skills:
Block level and Top-level physical implementation, Place and Route processes, Physical Design, Synthesis for high-speed designs
8-12 yrs
Hyderabad, India
Skills:
Block level and Top-level physical implementation, Place and Route processes, Synthesis for high-speed designs, Physical Verification, Physical Design for complex Chiplets, Unix/Linux environment
4-6 yrs
Hyderabad, India
Skills:
Routing, power analysis, Synthesis, EMIR, floorplanning, Placement, Physical Design Implementation, Power Planning
4-8 yrs
Hyderabad, India
Skills:
static timing analysis, routing, Innovus, LVS, Parasitic Extraction, Fusion Compiler, DRC, Placement, floorplanning, Clock Tree Synthesis, ICC2
8-12 yrs
Hyderabad, India
Skills:
Block level and Top-level physical implementation, Place and Route processes, Synthesis for high-speed designs, Physical Verification, Physical Design for complex Chiplets, Unix/Linux environment