Search by job, company or skills

N

Senior IP Verification Engineer

Save
  • Posted 20 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

IP verification engineer

In this role you will be responsible for verifying complex IPs involving graphics pipelines, memory subsystems, and interconnects, collaborating with global design and architecture teams.

Key Responsibilities

  • Develop and execute verification plans for memory controllers, interconnects and other infrastructural IPs
  • Build scalable SystemVerilog/UVM-based verification environments with reusable UVM components (agents, monitors, scoreboards)
  • Own end-to-end IP verification sign-off
  • Achieve high-quality metrics including functional coverage and code coverage
  • Manage regressions and debug failures
  • Collaborate closely with design teams to resolve issues

Required Expertise

Experience: 6+ years

  • Strong experience in SystemVerilog, UVM, and Verilog
  • Good understanding of Functional verification methodologies, Assertions (SVA) and coverage
  • Good understanding of interconnect protocols such as AXI, AHB, CHI and PCIE
  • Experience debugging complex RTL and testbench issues
  • Experience in Formal verification is an added plus

More information about NXP in India...

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 149581471

Similar Jobs

Bengaluru, India

Skills:

PerlPciePythonVerdiCadence Xcelium SimulatorCHIAceJasperGoldGPUsARM CPUAMBA protocolsUvmSynopsys VCSATBAxiHBMNetwork on chipVC FormalLPDDRDLA

Bengaluru, India

Skills:

MakefilePerlRubyPythonobject-oriented programmingsimulation debuggingpower aware simulationASIC verification toolsUvmsystemverilogC-DPIAxilintingAMBAAHB

Bengaluru, India

Skills:

PerlPythonconstraint-random testsPower-aware verificationformal static verification techniquescoverage-driven verification methodologiesUvmsystemverilog

Bengaluru, India

Skills:

VerilogVMMassertion-based verificationUvmfunctional coverageadvanced verification methodologiessystemverilog

Bengaluru, India

Skills:

PerlMakefileRubyPythonC-DPIAxiAMBAASIC verification toolsUvmAHBsystemverilog