W
Senior Engineer
W
Senior Engineer
write your destiny(wyd)- Posted 11 hours ago
- Be among the first 10 applicants
Job Description
SystemC Engineer – Virtual Platforms
Experience: 0.6–4 Years
Location: Bangalore/Bengavi
Work Mode: Hybrid
Role Overview
We are looking for a SystemC Engineer to develop and enhance Virtual Platforms for next-generation embedded and semiconductor systems. You will work with hardware, firmware, and software teams to enable early software development and validation before hardware is available.
Key Responsibilities
- Develop C++/SystemC TLM 2.0 models for CPUs, peripherals, and SoC components.
- Build and optimize Virtual Platform models for accurate and efficient simulation.
- Work with hardware, firmware, and software teams to understand system specifications.
- Integrate SystemC models with QEMU, Synopsys Virtualizer, or similar simulators.
- Develop models for peripherals such as Timers, DMA, and I/O controllers.
- Support debugging, performance optimization, testing, and documentation.
- Contribute to Virtual Platform and semiconductor R&D initiatives.
Must-Have Skills
- Hands-on experience with SystemC and TLM 2.0.
- Strong C/C++ programming and OOP concepts.
- Exposure to embedded software/firmware development.
- Understanding of SoC architecture, CPU/GPU, hardware accelerators, and memory subsystems.
- Knowledge of bus protocols such as AXI, PCIe, or USB.
- Experience with peripheral modeling.
Good to Have
- Experience with QEMU, Synopsys Virtualizer, or equivalent simulators.
- Exposure to Virtual Platforms / Virtual Prototyping.
- Knowledge of hardware/software co-simulation.
- Familiarity with Verilog/SystemVerilog.
- Semiconductor, automotive, AI accelerator, or HPC domain exposure.
What You'll Gain
- Hands-on expertise in SystemC, TLM 2.0, and Virtual Prototyping.
- Exposure to cutting-edge semiconductor and embedded system technologies.
- Opportunity to work on next-generation platforms across Automotive, AI, and HPC domains.
More Info
Key Skills
TLM 2.0
memory subsystems
GPU hardware accelerators
embedded software firmware development
hardware software co-simulation
Virtual Platforms
Synopsys Virtualizer
peripheral modeling
Cpu
About Company
Skills:
automatic test pattern generation , bist , C, C++, FPGA Design, Verilog, IC layouts, scripting languages for test automation, test data compression, VHDL, ATPG, scan testing
Skills:
Requirements Management Risk Assessment and Root Cause Analysis, Agile and Hybrid Product Development Methodologies, PCB Design Hardware Validation and Debugging, System Architecture and Systems Engineering, IoT Industrial Automation Smart Connected Products, Embedded Systems and Microcontroller-based Architectures, Electrical Systems Integration, Product Lifecycle Management and Engineering Change Processes, Analog Digital and Mixed-Signal Electronics, Wireless Technologies Wi-Fi Bluetooth Zigbee LoRa Cellular, Power Electronics and Control Systems, Electronics Hardware Design and Development, Communication Protocols UART SPI I2C CAN Modbus Ethernet USB, Firmware and Software-Hardware Interface Design, Signal Integrity EMC EMI Reliability and Safety Engineering
Skills:
C, Gerrit, Soc Architecture, Jenkins, Git, Pcie, Shell scripting, Python, Multi-threaded programming, Hardware Software Bring-up, Test Automation Frameworks, System Validation, Memory hierarchy, power management, Software Quality and Regression Testing, DMA, Open Source AI Models and Framework Integration, Chipset Power Blocks, Deep learning transformer architecture
Skills:
conformal lec , Verilog, Python Scripting, Tempus, UPF, CPF, primetime, Fusion Compiler, DFT insertion, Genus
Skills:
arm architecture , C, Soc Architecture, Embedded Software, Verilog, Firmware, CPU architecture, scripting in Python, Emulation, Simulation, AMBA protocols, systemverilog, Assembly