Search by job, company or skills

Senior Engineer

Senior Engineer

Quest Global
Fresher
Not Disclosed
  • Posted 12 hours ago
  • Be among the first 10 applicants

Job Description

Job Requirements

At Quest Global, it's not just what we do but how and why we do it that makes us different. With over 25 years as an engineering services provider, we believe in the power of doing things differently to make the impossible possible. Our people are driven by the desire to make the world a better place—to make a positive difference that contributes to a brighter future. We bring together technologies and industries, alongside the contributions of diverse individuals who are empowered by an intentional workplace culture, to solve problems better and faster.

  • In depth knowledge of DFT concepts
  • In depth knowledge and hands on experience in scan insertion, ATPG, coverage analysis, Transition delay test coverage analysis
  • Expertise in test mode timing constraints definition, knowledge in providing timing fixes/corrective actions for timing violations
  • Expertise in scripting languages such as perl, shell, etc.
  • Experience in simulating test vectors
  • Knowledge of equivalence check, DFT DRC rules both in RTL lint tool (like spyglass) and ATPG tool like (TK, TetraMax)

We are known for our extraordinary people who make the impossible possible every day. Questians are driven by hunger, humility, and aspiration. We believe that our company culture is the key to our ability to make a true difference in every industry we reach. Our teams regularly invest time and dedicated effort into internal culture work, ensuring that all voices are heard.

We wholeheartedly believe in the diversity of thought that comes with fostering a culture rooted in respect, where everyone belongs, is valued, and feels inspired to share their ideas. We know embracing our unique differences makes us better, and that solving the worlds hardest engineering problems requires diverse ideas, perspectives, and backgrounds. We shine the brightest when we tap into the many dimensions that thrive across over 21,000 difference-makers in our workplace.

More Info

Job Type:
Industry:
Employment Type:

Key Skills

corrective actions for timing violations

test mode timing constraints definition

simulating test vectors

equivalence check DFT DRC rules

ATPG coverage analysis

DFT concepts

Transition delay test coverage analysis

timing fixes

About Company

Similar Jobs

Bengaluru, India
Skills:
Gate Level Simulations, Tessent EDT, Genus FC Scan Insertion, Tessent MBIST, Timing, OCC SSN ATPG, NoTiming
Bengaluru, India
Skills:
Verilog, Usb, Tcl, Arm, System Verilog, Ethernet, Perl, Spi, I2c, Python, Soc Architecture, LINT, ASIC design flow, Timing Analysis, peripheral IPs, Synthesis, Low-power design, Axi, power estimations, BUS Protocols, MBIST, Bus Matrix design, MIPS, AMBA, Rtl Design, timing constraint SDC, DFT concepts, RDC, Formal CDC
Bengaluru, India
Skills:
MBIST, HDLs, ATPG flow implementation, Tempus, DFT architecture definition, JTAG boundary scan insertion, Pattern Simulation, Scan, Genus, Cadence digital implementation tools