Search by job, company or skills

A

Senior Engineer, Physical Design Engineering

Save
new job description bg glownew job description bg glownew job description bg svg
  • Posted a month ago
  • Be among the first 30 applicants
Early Applicant
Quick Apply

Job Description

  • BTech/MTech degree in Electrical/Electronic from a reputed institute with 4-8 years of experience in the field of Digital place and route
  • Hands on experience with the implementation (PnR Signoff) of complex high speed SoC designs in cutting edge process technologies (22 nm, 16 nm, 7 nm, etc).
  • Hands on experience in handling the tapeout of complex high speed SoC designs in cutting edge process technologies
  • Floor Planning, Power Plan, Place and Route, Clock Planning and Clock Tree Synthesis, Parasitic Extraction
  • Strong expertise in Static Timing analysis , constraint development and sign off.
  • Innovate on the flows to meet the QoR targets and ensure predictability
  • Good understanding on device/interconnect and circuit aspect of the complex UDSM technologies is an added advantage.
  • Being proficient in TCL, Perl etc.

More Info

Job Type:
Employment Type:
Open to candidates from:
Indian

About Company

Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change, and reliably connect humans and the world. With revenue of more than $12 billion in FY22 and approximately 25,000 people globally working alongside 125,000 global customers, ADI ensures todays innovators stay Ahead of What is Possible.

Job ID: 119997605

Similar Jobs

Bengaluru, India

Skills:

Static Timing analysisPerlTclClock PlanningImplementation PnR SignoffParasitic ExtractionFloor PlanningPower PlanDigital place and routeConstraint developmentPlace And RouteHigh speed SoC designsClock Tree Synthesis

Hyderabad, India

Skills:

Tcl ScriptingOvmUnix Shell ScriptingPerlVerilogEthernetSystem VerilogCMOS logic designIC chip design development flow processUvmCircuit AnalysisCAE CAD toolsJESDAxiVHDLCircuit DesignAHBcoverage assertion driven verification

Bengaluru, India

Skills:

redhawk ShellPythonTclSC CADENCEPDK collateral developmentsemiconductor device physicsVoltusCalibreEDA ToolsEMIR tool flowsReliability verificationSVRFESD PERC design rules

Hyderabad, India

Skills:

LinuxPerlPythonTclCAD flowsSkillEDA Tools

Bengaluru, India

Skills:

UNIXPerlSystem VerilogPythonTclprimetimeFusion CompilerICC2FormalityUPFInnovusVHDLEDA ToolsSynopsys Design CompilerLinux Shelllow-power design techniques