Search by job, company or skills

Quest Global

Senior DV Engineer

Quest Global
Bengaluru, India
4-8 Years
Save
new job description bg glownew job description bg glownew job description bg svg
  • Posted 17 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Job Requirements

Job Summary:

We are looking for passionate and motivated SoC Design Verification Engineers to work on CPU-based SoC and IP verification projects.

You will be part of a dynamic verification team contributing to pre-silicon verification using System Verilog & UVM

Key Responsibilities

  • Develop and execute Systemverilog/UVM Testbenches for SOC/IP Verification
  • Develop Test plan, Implement & run directed, random, and constrained random tests
  • Write C & SV/UVM based tests development & debug
  • Debug simulation failures and work with RTL team for resolution.
  • Functional & code coverage analysis and sign-off checklist closure.

Work Experience

Required Skills:

  • 4-8 years of Verification experience with hands-on knowledge in SV/UVM
  • Experience in ARM based SOC & IP Level Verification
  • Strong working knowledge in CPU(ARM) based SOC and SOC integration concepts
  • Familiarity with standard verification tools ( VCS, Xcelium) and debug environment
  • Scripting skills ( Python/Perl)
  • Strong debugging, analytical and problem-solving skills
  • Experience in one of the High-Speed Interface Verification ( PCIE/USB/Ethernet/DDR*)

Optional/Preferred Skills

  • Exposure to Formal Verification or assertion-based verification.
  • Power aware verification ( UPF)
  • GLS & Xprop runs

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Soc Design Verification
Employment Type:
Full time

About Company

Quest Global

Job ID: 147203919

Jobs by Skill - IT
Jobs by Skill - Non IT
International Jobs
Last Updated: 12-05-2026 05:28:06 AM
Homejobs in Bengaluru / BangaloreSenior DV Engineer

Similar Jobs

Senior Digital Mixed Signal DV Engineer

texas instruments india
Bengaluru, India

Skills:

Shell, Perl, Python, Verilog-AMS, Wreal, Cadence Virtuoso AMS Designer, Uvm, systemverilog, Verilog-A

Senior IP DV Engineer - NOC IP

Nvidia
Bengaluru, India

Skills:

Verilog, random stimulus, assertion-based verification, Uvm, bus functional models, functional coverage, scoreboards, checkers, advanced verification methodologies, VMM, systemverilog, monitors

Senior / Staff CPU DV Design Automation Engineer

Qualcomm
Q
Bengaluru

Skills:

Python, Digital Flows, EDA Tools, RTL, DV Automation, CI/CD