Senior Design Verification Engineer

Faulsim-Engineers

Experience : 4-7 years

Good Experience on Semiconductor/VLSI Design verification IP's.

Experience with ISO 26262 is plus

Must have Faultsim experience

Z01X tool experience and any equivalent tool

Can consider GLS experience with good verification knowledge.

Interested,please share your updated resume to [Confidential Information]