Search by job, company or skills

L

RTL Design Lead

L&T Technology Services
Bengaluru, India
8-10 Years

This job is no longer accepting applications

  • Posted 3 days ago

Job Description

Below is the JD for RTL engineers. We need to build strong RTL team.

  • Minimum 8+ years of work experience in ASIC RTL Design, Synthesis, STA & FV
  • Experience in Logic design/micro-architecture/RTL coding is a must.
  • Must have hands on experience with design and integration of complex multi clock domain blocks
  • Experience in Verilog/System-Verilog is a must.
  • Should have knowledge of AMBA protocols - AXI, AHB, APB, clocking/reset/debug architecture
  • Hands on experience in Multi Clock designs, Asynchronous interface is a must.
  • Experience in using the tools in ASIC development such as Lint, CDC, Design compiler and Primetime is required.
  • Work closely with the Design verification and validation teams for pre/post Silicon debug
  • Hands on experience in Low power design is preferable
  • Experience in Synthesis / Understanding of timing concepts for ASIC is must

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Asic Rtl Design
Employment Type:
Full time

Job ID: 148869763

Jobs by Skill - IT
Jobs by Skill - Non IT
International Jobs
Last Updated: 10-06-2026 06:32:00 PM
Homejobs in Bengaluru / BangaloreRTL Design Lead

Similar Jobs

RTL Design Lead Hardware Engineer

Altera
Bengaluru, India

Skills:

Perl, Verilog, System Verilog, Python, Tcl, quartus, VHDL, Vivado, Altera FPGA design tools

ASIC Engineering Technical Leader | RTL Design Lead

Cisco Live
Bengaluru, India

Skills:

C, Vcs, Perl, Verilog, cdc, Hardware Emulation Platforms, ASIC SoC development, systemverilog, Rtl Design, spyglass, EVE, Veloce, formal verification

ASIC Engineering Technical Leader | RTL Design Lead

Cisco Home
Bengaluru, India

Skills:

C, Vcs, Perl, Verilog, Hardware Emulation Platforms, cdc, ASIC SoC development cycle, systemverilog, Rtl Design, spyglass, EVE, ASIC Design, Veloce, formal verification

RTL Design Engineer, Sr Lead

Qualcomm
Q
Bengaluru, India

Skills:

rtl development , Verilog, System Verilog, spyglass, VHDL, CDC Spyglass, System Verilog Assertion, Linting

Lead ASIC RTL Design Engineer

leadsoc technologies pvt ltd
Bengaluru, India

Skills:

Perl, Verilog, Python, Tcl, microarchitecture development, Synthesis, cdc, systemverilog, Rtl Design, RDC, EDA Tools, LINT, low-power methodologies, STA concepts