
Search by job, company or skills
This job is no longer accepting applications
Position Summary
About Samsung Semiconductor India Research (SSIR)Role and Responsibilities
Skills and Qualifications
Experience - 6 to 10 Years of experience
Qualifications
Disclaimer
Samsung Semiconductor India Research (SSIR), a division of Samsung R&D India - Bangalore Pvt. Ltdis dedicated to employing a diverse workforce and providing Equal Employment Opportunity to all individuals, regardless of their religion, gender, age, marital status, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.
. Please visit to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click .
Job ID: 147668609
Skills:
Integration, Verilog, FE, LINT, cdc, BE, RTL signoff tools, RTL IP Design, Rtl Design, spyglass, VHDL, hardware description, SOC design, front-end logic design, Equivalence checks
Skills:
Vcs, Shell, Pcie, Verilog, Scripting Languages, Python, Perl, LINT, cdc, Design Compiler, RTL for area and power reduction, C Language, Low power estimation, Low power RTL design, Floating point datapath design, Arithmetic units, optimization of microarchitecture, Rtl Design, ASIC design tools, Synthesis, Verdi, PTPX, spyglass, Timing Closure, Microarchitecture, CXL, power estimation tools
Skills:
Area and power-efficient complex RTL design, High performance low latency high bandwidth design techniques, Low power microarchitecture techniques, Experience with simulators and waveform debug tools, Verilog RTL logic design, Knowledge of logic design principles including timing and power implications
Skills:
Verilog, low power microarchitecture techniques, logic design principles, VHDL, waveform debugging tools, high performance techniques, Simulators, microprocessor architecture
Skills:
Verilog, multi-clock designs, Synthesis, formal verification, ECO fixes, SoC clocking reset architecture, Logic design RTL coding, SoC design and integration, Timing Concepts, asynchronous interfaces, System-Verilog