Search by job, company or skills

RTL Design Engineer

  • Posted 5 hours ago
  • Be among the first 10 applicants

Job Description

Job Title: RTL Design Engineers

Exp Level: 2-3 yrs

Loctaion: Hyderabad

Job Description:

  1. Seeking a motivated RTL Design Engineer to develop, integrate, and verify digital logic using Verilog/SystemVerilog.
  2. Responsibilities include ASIC/SoC IP integration, linting, synthesis, and working closely with verification teams.
  3. Requires strong fundamentals in digital design, timing closure, and understanding of the ASIC flow.
  4. You'll debug simulation failures, implement ECOs, and support gate-level simulations.
  5. Collaborate with cross-functional teams (SW, DV, Physical Design) to achieve tapeout goals.
  6. Bachelor's or Master's degree in engineering in EE/CS is essential, along with 2-3 years of relevant experience.

Share resumes to [Confidential Information]

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 153637511

Similar Jobs

Hyderabad, India

Skills:

conformal lec PerlVerilogPythonTclVC spyglassIPXACTIORINGLINTFormalityVSIUPFDesign PartitioningPhys GPIOsSoC IP level IntegrationRTL Coding

Hyderabad, India

Skills:

VerilogLINTSynthesisspyglasscdcRDCTimingEthernet protocols IPPPA optimizationRTL optimizationsystemverilog

Hyderabad, India

Skills:

PerlVerilogPythonMakefilesRTL Build flowsChip Design FunctionsSoC VerificationPhysical DesignRtl DesignDftSynthesisSystem-On-Chip design implementation flow

Hyderabad, India

Skills:

Rtl DesignUFSOctal SPIRTL quality checksSOC integrationSDIO

Hyderabad, India

Skills:

Automation FrameworksStaLINTMemory operationSynchronous design conceptspower analysisSoC design flowsCMOS Circuit DesignRtl DesignspyglassSynthesisdevice physicsCDC methodologies

Beware of Scammers

We don’t charge money for job offers