Search by job, company or skills

RTL Design Engineer

  • Posted 14 hours ago
  • Be among the first 10 applicants

Job Description

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

RTL DESIGN ENGINEER

We are seeking strong RTL designer with SOC Integration experience of 4-5 years from Product org. The role looks for various skills sets on Protocol like AXI, processor, Interconnect & peripherals IP knowledge and design experience. The preference is for candidates who have delivered and worked for SOC design as IP lead and understands SOC requirements for a Subsystem IP (like constraints, quality etc. Strong understanding of digital/logic design that leads to Microarchitecture is plus.

Key Responsibilities

  • Develop IO peripheral Subsystem for Processor (ARM, RISC-V) subsystems for AMD/AECG SoCs.
  • Experience in one of the protocol and integration of UFS, SDIO, Octal SPI needed
  • Drive end-to-end Subsystem IP and SoC design collateral from concept to production.
  • Collaborate with cross-functional team members
  • Ensure timely delivery of projects while meeting quality standards.
  • Provide strong technical solution to internal and external stakeholders.

Preferred Experience


  • Proven experience in SOC design roles with focus on RTL design of subsystem IP for about 4-5 years
  • Expertise in Micro-architecture design and presentation
  • Expertise and strong understanding of RTL quality checks and constraints for Subsystem IP
  • Excellent communication skill
  • Strong analytical and problem-solving abilities, including designing experiments for performance
  • Self-motivated and proactive in driving initiatives.

Academic Credentials


  • Bachelor's or Master's degree in Computer Engineering or Electrical Engineering.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's Responsible AI Policy is available here.

This posting is for an existing vacancy.

More Info

About Company

Job ID: 153048687

Similar Jobs

Hyderabad, India

Skills:

Tcp IpPciePerlShell scriptingEthernetRDMA IPsVCS simulation toolSilicon IP development process methodologiesVerilog RTL designDesign for Test methodologiesDMAsNVMe based Storage IP

Hyderabad, India

Skills:

VerilogEthernet ProtocolsLINTRtl DesignspyglassSynthesiscdcRDCPPA optimizationsystemverilog

Hyderabad, India

Skills:

Automation FrameworksStaLINTMemory operationSynchronous design conceptspower analysisSoC design flowsCMOS Circuit DesignRtl DesignspyglassSynthesisdevice physicsCDC methodologies

Hyderabad, India

Skills:

DebuggingTclVerilogPythonPerlMentorSynopsysTiming AnalysissystemverilogEDA Toolslow-power design conceptscdcRtl DesignCadencedigital IP developmentAHBSynthesisAPBAxiRDCAMBA protocols

Hyderabad, India

Skills:

Python ScriptingGitPrimeTime or equivalent toolsModern SOC tools including SpyglassVersion control systems such as PerforceASIC design flowLow power digital design and analysisDigital DesignC embedded experienceVCS simulationCadence ConformalICManageASIC design in sub-20nm technology nodesQuesta CDCRTL design in VerilogCircuit timing STA

Beware of Scammers

We don’t charge money for job offers