Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

RTL Design Engineer
ALTEN Calsoft Labs

RTL Design Engineer

ALTEN Calsoft Labs
5-8 Years
Not Disclosed
  • Posted 4 months ago
  • Be among the first 10 applicants

Job Description

Position: RTL Design Engineer

Experience: 5 - 8 Years

Qualifications: BE/Btech in ECE/EEE

Responsibilities -

  • The candidate should have strong RTL design experience.
  • Strong design experience in Ethernet IPs or Ethernet protocol domain.
  • Knowledge in Verilog/VHDL languages
  • Scripting languages: TCL/Perl/Python (any one).
  • Knowledge of AXI Protocols.

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Engineering
Employment Type:
Full time

Key Skills

Rtl Design
VHDL

Ethernet IPs

AXI Protocols

Ethernet protocol

Perl
Verilog
Python
Tcl

About Company

Last Updated: 07-10-2026 03:40:36 AM

Similar Jobs

Senior RTL Design Engineer with Memory controllersAMD Telecom
5-7 yrs
Hyderabad, India
Skills:
Verilog, Rtl Design, Logic analyzers, systemverilog, DDR memory controller calibration, Calibration algorithms
RTL Design EngineerQTiMinds Private Limited
3-8 yrs
₹ 4.5 - 15 LPA
Bengaluru, Hyderabad
Skills:
Verilog, Fpga, VHDL, systemverilog, ASIC Design, Synthesis Tools, Timing Analysis, Verification Methodologies, Physical Design, low power design
Early Applicant
Senior RTL Design Engineer with Memory controllersAMD Maquinaria
5-7 yrs
Hyderabad, India
Skills:
Verilog, systemverilog, DDR memory controller calibration, Rtl Design, Logic analyzers, Calibration algorithms
Senior RTL design engineer - SOC IntergrationInotec AMD
6-8 yrs
Hyderabad, India
Skills:
Python Scripting, RTL design in Verilog SystemVerilog, ASIC design flow, ASIC design in sub-20nm technology nodes, Low power digital design and analysis, Digital Design, PrimeTime or equivalent tools, C embedded experience, Circuit timing STA
FPGA RTL Design Engineerepergne solutions
7-9 yrs
Hyderabad, India
Skills:
Debugging, System Verilog, Sta, Synthesis, Wi-Fi, FPGA RTL design, Uvm, DSP fundamentals, Wireless Communication, 5G, VHDL, high-speed packet processing, AMD Zynq RFSoC, FPGA design flow, Timing Closure, 5G LTE, Altera Agilex