Search by job, company or skills

ALTEN Calsoft Labs

RTL Design Engineer

ALTEN Calsoft Labs
Hyderabad, India
2-4 Years
Save
  • Posted a month ago
  • Be among the first 20 applicants
Early Applicant

Job Description

Job Title: RTL Design Engineers

Exp Level: 2-3 yrs

Loctaion: Hyderabad

Job Description:

  1. Seeking a motivated RTL Design Engineer to develop, integrate, and verify digital logic using Verilog/SystemVerilog.
  2. Responsibilities include ASIC/SoC IP integration, linting, synthesis, and working closely with verification teams.
  3. Requires strong fundamentals in digital design, timing closure, and understanding of the ASIC flow.
  4. You'll debug simulation failures, implement ECOs, and support gate-level simulations.
  5. Collaborate with cross-functional teams (SW, DV, Physical Design) to achieve tapeout goals.
  6. Bachelor's or Master's degree in engineering in EE/CS is essential, along with 2-3 years of relevant experience.

Share resumes to [Confidential Information]

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Engineering
Employment Type:
Full time

About Company

ALTEN Calsoft Labs

Job ID: 144751197

Jobs by Skill - IT
Jobs by Skill - Non IT
International Jobs
Last Updated: 29-06-2026 08:56:29 PM
Homejobs in Hyderabad / Secunderabad, TelanganaRTL Design Engineer

Similar Jobs

Senior ASIC RTL Design Engineer

MosChip Semiconductor
Hyderabad, India

Skills:

Verilog, Asynchronous interface, Synthesis, ECO fixes, SoC clocking reset architecture, Logic design RTL coding, SoC design and integration, Multi Clock designs, System-Verilog, formal verification

RTL Design Engineer

Xilinx
X
Hyderabad, India

Skills:

Digital Logic Design, SOC integration, Micro-architecture design, Rtl Design

Senior RTL design engineer - SOC Intergration

Inotec AMD
Hyderabad, India

Skills:

Python Scripting, ASIC design flow, Circuit timing STA, C embedded experience, Digital Design, Low power digital design and analysis, RTL design in Verilog SystemVerilog, ASIC design in sub-20nm technology nodes, PrimeTime or equivalent tools

RTL Design Engineer

AMD Maquinaria
Hyderabad, India

Skills:

Digital Logic Design, Micro-architecture design, RTL quality checks, SOC Integration, Rtl Design

Senior RTL design engineer - SOC Intergration

AMD Telecom
Hyderabad, India

Skills:

Python Scripting, Git, PrimeTime or equivalent tools, Modern SOC tools including Spyglass, Version control systems such as Perforce, ASIC design flow, Low power digital design and analysis, Digital Design, C embedded experience, VCS simulation, Cadence Conformal, ICManage, ASIC design in sub-20nm technology nodes, Questa CDC, RTL design in Verilog, Circuit timing STA