
Search by job, company or skills
Key Responsibilities:
Technical Expertise (Place & Route / Signoff)
PPA Benchmarking & Optimization
Customer & R&D Collaboration
Scripting & Data Analysis
Technology Understanding
Job ID: 148698069
Skills:
Perl, Python, Tcl, Chip Design, EDA Tools, RTL, ASIC Design, Product Marketing, Electronics Engineering, Physical Design, Digital Implementation, PPA Optimization
Skills:
Verilog, ASIC design flows, AI-driven chip design, LLM technologies, Hardware Verification, systemverilog
Skills:
routing, Perl, Python, Tcl, ASIC design flow, Synthesis, signoff, EDA Tools, Timing Closure, Placement, PPA optimization, RTL-to-GDSII
We don’t charge any money for job offers