Search by job, company or skills

Principal Engineer, Verification

Principal Engineer, Verification

Microchip Technology
8-10 Years
Not Disclosed

This job is no longer accepting applications

Job Description

Are you looking for a unique opportunity to be a part of something great Want to join a 17,000-member team that works on the technology that powers the world around us Looking for an atmosphere of trust, empowerment, respect, diversity, and communication How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip's nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our we affectionately refer to it as the and it's won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo we did not achieve record revenue and over without a great team dedicated to empowering innovation. People like you.

Visit our page to see what exciting opportunities and company await!

Job Description:

Define and develop verification environments
Write verification plans, and documentation
Generate test bench and automatic regression plans
Be responsible for verification architecture, simulations, verifications, and debugging of circuit and logic designs
Complete block-level verification and chip level verification
Bring a self-motivated and enthusiastic approach that will achieve any new requirements and overcome all challenges
Able to work mostly independently and handle complex SoC Verification platform. Able to debug the RTL for design intent and Interface with cross-functional teams and collaboration in all verification related activities

Requirements/Qualifications:

Minimum of 8 years related proven silicon design or verification work experience
Hands on project experience with leading edge verification methodologies like OVM/UVM
One of the Protocol knowledge areas AXI/AHB/DDR/PCIe is must
Hands on project experience in coverage/assertion driven verification
Knowledge of IC chip design, development flow, process, and methodology
Knowledge of CMOS logic design, circuit design, and circuit analysis
Proficient in HDL languages System Verilog, Verilog and VHDL
Good knowledge of UNIX shell scripting, Perl and TCL scripting.
Good knowledge and understanding of CMOS device operation and characteristics
Proven experience in writing verification plans and test bench development, simulation, and debugging
Proficient with UNIX environment, and CAE/CAD tools such as schematic capture, simulation, design verification
Must be able to learn new technology
Good analytical and problem-solving skills
Excellent written and verbal communication in English.
Experience dealing with and communicating at different levels of the organization

More Info

Key Skills

IC chip design development flow process

CAE CAD tools

test bench development

CMOS logic design

coverage assertion driven verification

CMOS device operation and characteristics

verification plans

Similar Jobs

4-10 yrs
₹ 15 - 20 LPA
Remote
Skills:
assertion based verification , Debugging Tools, Scripting Languages, systemverilog, Uvm, Testbench Development, FPGA Prototyping, coverage analysis, Design Simulation, Design Verification, Asic verification, SoC Verification
8-16 yrs
Hyderabad, India
Skills:
Verilog, systemverilog, Digital and analog simulation tools, Uvm, PrimeSim, Verification strategy, Design Verification, Hspice, FineSim
8-10 yrs
Hyderabad, India
Skills:
catapult , Rtos, Sdk, Firmware, HLS cores, Vitis HLS, high-level synthesis, interconnect IPs, FPGA-based SoC applications, boot gen flows, SmartHLS, IP integration, bare-metal, Xilinx AMD Vitis flow, functional correctness, performance QoR timing, Testing Linux and Standalone Device Drivers, DMA, regression validation testing, Drivers, AXI memory hierarchies, general software engineering
9-15 yrs
Hyderabad, India
Skills:
Debug Root Cause Analysis, Verification Planning, Uvm, SoC Verification, systemverilog, Functional Coverage, Assertion-based Verification
9-12 yrs
Hyderabad, India
Skills:
Ovm, Database Management, Verilog, System Verilog, silicon debug, verification management tools, formal property checking tools, Uvm, memory controller protocols, assertion and metric-driven verification, Synopsys VCS, gate level simulation, power verification, reset verification, Cadence IES, contention checking, calibration board skew and jitter modeling