
Search by job, company or skills
Performance Modeling Engineer
Location - India (Pune)
Summary
We are looking for modeling engineers to help develop performance models, perform architectural tradeoff analysis, and enable data driven design decisions for our next generation DDR memory controller architectures that can meet today's complex SoC and workload requirements. Hardware modelling experience (C++/SystemC/TLM/Python) and computer architecture foundation is desired.
Responsibilities
Required Skills
Additional Skills
Job ID: 99421725
Skills:
Pvs, Makefile, Tcl, Python, Perl, hierarchical physical design strategies, EM-IR, ASIC design flow, Physical Verification, deep sub-micron technology issues, Physical Design, Innovus, Quantus, Tempus, Voltus, formal verification, Timing Closure, Tk, Cadence implementation tools, Genus
Skills:
Unix Shell, Verilog, Perl, Assembly Language, C Language, MISRA coding guidelines, EDA simulation, ISO 26262, systemverilog, fault simulation tools
Skills:
Spi, Pcie, Usb, Dac, Uart, Ethernet, ADC, power-aware simulations, gate-level simulations, PLLs, Mentor Graphics Questa, Cadence Xcelium, low-power verification using UPF, Uvm, security IPs, I²C, functional coverage, eSPI, constrained-random verification methodologies, systemverilog, SoC-level verification, crypto engines, Synopsys VCS, Flash Memory, Analog IPs, ARM-based microcontrollers
Skills:
Python, Analog Mixed-Signal Design, Stability Compensation, Precision Circuits, Advanced CMOS Processes, Noise PSRR, Cadence Virtuoso, PVT Mismatch Corners, Variation Reliability, Monte Carlo Aging, Spectre
We don’t charge any money for job offers