Principal Design Engineer

Cadence Design Systems (India) Pvt Ltd

Bengaluru

7-9 Years

Save

Posted 21 hours ago
Be among the first 10 applicants

Early Applicant

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Responsibilities :

Design and lead high speed IP (USB3, PCIE, DPHY etc) development. Need to be a strong individual contributor in analog domain. Will be required to participate in all aspects of development - analog design, layout, digital design, documentation and silicon validation. Would be required to participate in customer facing discussions.

Requirements

B.Tech/BE/ME/Mtech

Exp - 7 +yrs

.Hands on design experience in various analog IP like PLLs, data converters, serial interfaces etc.

.Must have participated in full cycles of analog IP creation - right from spec to silicon debug and char

.Must have good communication skills and should be team player.

.Working experience in PHY (PCIE, USB2, USB3) development is desired