
Search by job, company or skills
Job ID: 153542125
Skills:
rc extraction , Ecos, Sta, Scan Insertion, Physical Verification, LVS, Cadence synthesis, RTL-GDSII, Timing Closure, Dft, Synthesis, PNR, DRC, Physical design flow, Cross talk, Verification Tools, IR-EM checks, formal verification, Place And Route, Timing Analysis
Skills:
power analysis, IR drop checks, Design Verification, Timing Closure, floorplanning, Placement, SoC ASIC design processes
Skills:
Tcl Scripting, Floor Planning, full-chip assembly techniques, ICC2 tools, cell block-level semi-custom layouts, Parasitic Extraction, auto-place and route algorithms, custom polygon editing, schematic-to-layout verification, FUB-level floor plans
Skills:
Routing, floorplanning, Placement Optimization, Netlist-to-GDSII, Cadence Innovus, LVS, Signal Integrity, Hold Violations, Power Planning, Physical Signoff Support, ECO Closure, Setup Violations, Timing Closure, DRC, EM Violations, Physical Design Implementation, Congestion Issues
Skills:
Synthesis, PNR, Timing Closure, PV EM-IR Signoff