Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Physical Design
Cyient

Physical Design

Cyient
Fresher
Not Disclosed
  • Posted 2 months ago
  • Over 50 applicants have applied

Job Description

looking for highly motivated Physical Design Engineers with strong expertise in Cadence Innovus and proven experience in TI 28nm, TSMC 28nm, 40nm, 55nm, 65nm, or similar planar (Non-FinFET) technologies.

The ideal candidate should possess hands-on experience in complete Physical Design implementation from Netlist-to-GDSII, including Floorplanning, Power Planning, Placement, CTS, Routing, STA Closure, and Physical Verification. Candidates should have strong ownership in driving design closure for complex SoC/IP/block-level implementations.

Key Responsibilities

Physical Design Implementation

  • Execute complete Physical Design flow from synthesized netlist to GDSII.
  • Own block-level or subsystem-level implementation.
  • Perform:
    • Floorplanning
    • Power Planning
    • Placement Optimization
    • Clock Tree Synthesis (CTS)
    • Routing
    • ECO Closure
    • Physical Signoff Support

Timing Closure

  • Drive timing closure across multiple modes and corners.
  • Resolve:
    • Setup Violations
    • Hold Violations
    • Congestion Issues
    • Signal Integrity Challenges
  • Work closely with STA teams for MCMM timing closure.

Physical Verification & Signoff

  • Support DRC/LVS closure activities.
  • Analyze and fix physical design issues impacting tapeout.
  • Collaborate with signoff teams to ensure design readiness.

Power Optimization

  • Analyze and optimize:
    • Dynamic Power
    • Leakage Power
    • IR Drop
    • EM Violations
  • Support power integrity closure activities.

Cross-Functional Collaboration

  • Work closely with:
    • RTL Design Teams
    • DFT Engineers
    • STA Teams
    • Verification Engineers
    • Foundry Teams
  • Participate in design reviews and implementation planning.

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Engineering
Employment Type:
Full time

Key Skills

floorplanning

Placement Optimization

Netlist-to-GDSII

Cadence Innovus

LVS
Signal Integrity

Hold Violations

Power Planning

Physical Signoff Support

ECO Closure

Setup Violations

Timing Closure

DRC

EM Violations

Physical Design Implementation

Congestion Issues

Routing

About Company

Last Updated: 08-09-2026 00:45:27 PM

Similar Jobs

Senior Physical Design ManagerSignOff Semiconductors
Bengaluru, India
Skills:
power optimization , Layout optimization, power analysis, RTL Design fundamentals, floorplanning, LVS, Place-and-route, Timing Closure, SDC, Physical Verification, Physical Design, EDA Tools, DRC, Clock Tree Synthesis, Signal Integrity, Low-power design techniques, Timing Analysis, Constraints definition
Sr. Manager Physical Design EngineeringAMD Maquinaria
Bengaluru, India
Skills:
power optimization , IR EM Analysis, CTS, Advanced technology nodes, floorplanning, Advanced packaging, Methodology automation, 3DIC technologies, Place Route, Flow-development initiatives, Physical Verification, Timing Closure, Signoff Methodologies, AI-enabled workflows
Full Chip Physical Design LeadMirafra Technologies
Bengaluru, India
Skills:
Routing, Sta, CTS, floorplanning, EM, Ir, LVS, Physical Implementation, RTL-to-GDSII flow, Timing Closure, Synthesis, Power domains, Physical Design, Placement, Si, DRC, Hierarchical designs
Lead Physical Design EngineerQuest Global
Bengaluru, India
Skills:
routing, RTL-to-GDS flows, Rtl Design, floorplanning, Physical Verification methodologies, Cadence, LVS, Physical Design, EDA Tools, ERC, Timing Closure, DRC, Placement, Synopsys, Siemens tools, Clock Tree Synthesis
Physical Design Engineerproxelera
Bengaluru, India
Skills:
Perl, Python, Tcl, UPF, DFT insertion, ATPG, IR-drop analysis, Constraints and SDC, Parasitics, Advanced nodes, Physical Verification, Timing Closure, schematic capture, Placement, Route to sign-off, Low-power implementation, Scan, Floorplan, Layout matching, Multiple power domains, Physical design process, Netlists