Search by job, company or skills

Best NanoTech

Physical Design ( PD) Mid Senior Engineer

new job description bg glownew job description bg glownew job description bg svg
  • Posted 7 days ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Job Title: Physical Design Engineer Mid Senior Level (68 Years)

Location: Bengaluru

Experience: 68 Years

Education: B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or related field

Job Summary

We are looking for an experienced Physical Design Mid Senior Level Engineer with 68 years of strong hands-on expertise in full-chip and block-level implementation. The candidate will lead and execute end-to-end physical design activities from RTL to GDSII, ensuring robust timing closure, sign-off quality, and optimal PPA for ASIC/SoC designs.

Key Responsibilities

  • Lead and execute physical design activities for ASIC/SoC projects from RTL to GDSII.
  • Drive floorplanning, placement, Clock Tree Synthesis (CTS), routing, and timing closure independently.
  • Perform power analysis, IR drop analysis, and electromigration (EM) checks.
  • Manage and drive physical verification (DRC, LVS) and complete sign-off processes.
  • Collaborate closely with RTL, synthesis, DFT, and verification teams to resolve design challenges.
  • Optimize design for Power, Performance, and Area (PPA) and ensure compliance with foundry requirements.
  • Handle Engineering Change Orders (ECOs) and post-layout simulations.
  • Mentor and technically guide junior physical design engineers.
  • Coordinate with EDA vendors and stay updated on advanced tool flows and methodologies.
  • Support tape-out activities and ensure timely project delivery.

Required Technical Skills

  • Strong expertise in full-chip/block-level physical design flow.
  • Hands-on experience with industry-standard EDA tools such as:
    • Synopsys (ICC2, PrimeTime)
    • Cadence (Innovus, Tempus)
  • Strong understanding of:
    • Static Timing Analysis (STA)
    • Multi-corner, multi-mode (MCMM) closure
    • Low-power methodologies (UPF/CPF)
    • Signal integrity and noise analysis
  • Experience with advanced technology nodes (16nm/7nm/5nm preferred).
  • Solid debugging and timing closure skills under aggressive schedules.
Behavioral Competencies

  • Strong analytical and problem-solving skills.
  • Ability to work independently with ownership mindset.
  • Excellent cross-functional collaboration and communication skills.
  • Leadership qualities with mentoring capability.

Why Join Us

  • Opportunity to work on advanced ASIC/SoC projects.
  • Exposure to cutting-edge technology nodes.
  • Leadership growth path toward Technical Lead/PD Lead roles.
  • Dynamic and innovation-driven engineering environment.

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 142737415