Search by job, company or skills

Physical Design Lead

Physical Design Lead

HCL TechBee
7-10 Years
Not Disclosed

This job is no longer accepting applications

Job Description

Job Summary:

We are looking for a highly motivated and experienced Physical Design Lead to join our dynamic team and play a vital role in the physical design and implementation of next-generation integrated circuits (ICs). This leadership role offers the opportunity to leverage your expertise in physical design methodologies and lead a team in achieving successful tapeouts.

Job Location: Bangalore, Hyderabad, Chennai

Responsibilities:

Leadership:

  • Lead and manage a team of physical design engineers, fostering a collaborative and high-performing work environment
  • Delegate tasks, provide technical guidance, and mentor junior engineers to ensure their professional development
  • Motivate and inspire the team to achieve project goals and deadlines
  • Foster a culture of continuous learning and knowledge sharing within the physical design group

Physical Design Expertise:

  • Define and implement the overall physical design strategy for assigned projects, considering factors like performance, power, and area
  • Perform floorplanning, placement, clock tree synthesis (CTS), and routing for complex digital circuits
  • Ensure adherence to design rules and manufacturability guidelines
  • Utilize physical design tools and methodologies (place and route tools, static timing analysis tools) to achieve timing closure and optimal physical design
  • Collaborate with design, verification, and layout teams to ensure seamless integration throughout the design flow
  • Participate in design reviews and provide technical leadership on physical design aspects

Project Management:

  • Manage physical design project schedules and budgets, ensuring timely completion within resource constraints
  • Track project progress, identify potential risks, and implement mitigation strategies
  • Communicate project status and challenges effectively to stakeholders (engineering leadership, product management)

Qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field (Master's degree a plus)
  • 7-10 years of solid experience in physical design of ASICs or SoCs
  • Proven track record of leading and mentoring a physical design team to successful tapeouts
  • In-depth knowledge of physical design methodologies (floorplanning, placement, routing, CTS, static timing analysis)
  • Expertise in industry-standard physical design tools (place and route tools, static timing analysis tools)
  • Strong understanding of digital design concepts and principles (combinational logic, sequential logic)
  • Excellent problem-solving and analytical skills with a focus on achieving timing closure and design optimization
  • Effective communication, collaboration, and leadership skills to motivate and guide the team
  • Ability to manage multiple projects, prioritize tasks, and meet deadlines

Benefits:

  • Competitive salary and benefits package commensurate with experience
  • Opportunity to lead a team and influence the physical design of cutting-edge technologies
  • Collaborative and dynamic work environment with opportunities for professional growth and leadership development
  • Recognition and rewards for outstanding contributions

More Info

Job Type:
Industry:
Function:
Employment Type:

Key Skills

physical design methodologies

place and route tools

About Company

Similar Jobs

8-10 yrs
Bengaluru, India
Skills:
Perl, Python, Tcl, Sta, CTS, pegasus, floorplanning, Cadence Toolchain, Power Grid, Tempus STA, Innovus, Calibre, MMMC, Timing Closure, Sign-off, ECO generation, SI crosstalk analysis, GDSII
7-9 yrs
Bengaluru, India
Skills:
redhawk , Python, Routing, Apache, Perl, Tcl, physical design methodologies, floor-planning, CTS, LVS, PPA tradeoffs, Calibre, Physical Verification, Extraction, StarRC, Synopsys fusion compiler, floor plan synthesis, Synthesis, CPU physical design, EM, Ir, signoff, Place And Route, Timing Closure, DRC, Placement, Cadence PrimeTime
5-7 yrs
Bengaluru, India
Skills:
Routing, Sta, CTS, floorplanning, EM, Ir, LVS, Physical Implementation, Synthesis, Physical Design, Placement, Si, DRC, RTL Netlist, Timing Closure, Tape-out, Power Domains, GDSII, Hierarchical Designs
6-8 yrs
Bengaluru, India
Skills:
Unix, Linux, Perl, Tcl, Low power verification, floorplanning, Placement, power analysis, PNR implementation
8-10 yrs
Bengaluru, India
Skills:
Routing, Perl, Python, Tcl, CTS Clock Optimization, floorplanning, Placement Optimization, IR EM, Synopsys Fusion Compiler, Cadence Innovus, Physical Signoff, Power Planning, Eco, MMMC, PPA Optimization, STA Timing Closure, VLSI Physical Design, Synopsys ICC2