Search by job, company or skills

Physical Design Engineer

Xilinx
2-6 Years
India
  • Posted 9 hours ago
  • Be among the first 10 applicants

Job Description



ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we're looking for talent who feel the same: people who want to leave the planet better than they found it, those who don't shy away from humanity's challenges but are determined to help solve them.

AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you're designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger - technology that moves the world forward.




SENIOR SILICON DESIGN ENGINEER

Role Summary
Own and drive clocking and Physical Design (PnR) methodologies for complex SoC/ASIC designs. Responsible for developing, validating, and maintaining implementation flows, clock-tree methodologies, timing correlation, QoR convergence strategies, and automation frameworks used across multiple projects.

Key Responsibilities

  • Own end-to-end clocking methodology including CTS architecture, clock latency/skew management, clock QoR reviews, and timing convergence strategies.
  • Develop, certify, and maintain PnR implementation flows across technology nodes and design styles.
  • Drive flow correlation between Tile PnR, Full-Chip Timing (FCT), STA, and signoff environments to ensure predictable closure.
  • Define implementation recipes, optimisation strategies, and best practices for timing, congestion, power, and area closure.
  • Develop automation using Tcl/Python/Shell to improve productivity, debug efficiency, and flow robustness.
  • Partner with CAD, FCFP, Timing, DFT, and Design teams to resolve methodology issues and improve project execution.
  • Enable new technology nodes, validate EDA tool features, and drive methodology enhancements for future projects

Required Qualifications

  • Bachelor's/Master's degree in Electrical/Electronics Engineering.
  • Strong understanding of ASIC Physical Design flow including Floorplanning, Placement, CTS, Routing, STA, ECO, IR/EM, and Physical Verification.
  • Expertise in clock-tree synthesis, clock skew/latency optimisation, and timing closure methodologies.
  • Experience with industry-standard tools such as Fusion Compiler, ICC2, Innovus, PrimeTime, Calibre, and RedHawk.
  • Strong scripting skills in Tcl, Python, and Shell.
  • Good debugging, problem-solving, and cross-functional collaboration skills.

Preferred Experience

  • 2-6 years for an SDE-level position.
  • Prior experience owning flow development, methodology certification, or automation projects.
  • Experience across advanced technology nodes (5nm/3nm and below) is a plus.
  • #LI-BM2




Benefits offered are described: .

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's Responsible AI Policy is available

This posting is for an existing vacancy.

More Info

Job Type:
Permanent Job
Industry:
Electronic Components/Semiconductors
Function:
Technology
Employment Type:
Full time

About Company

Job ID: 152260529

Last Updated: 13-08-2026 06:54:36 PM
Homejobs in IndiaPhysical Design Engineer

Similar Jobs

Senior Physical Design Engineer

BitSilica
Bengaluru, India

Skills:

Scripting, Perl, Tcl, Calibre, Innovus, Assura, Cv, ICC2, Cadence, EDA Tools, Verification Tools

Senior / Lead Physical Design Engineer

Axiado Corporation
Hyderabad, India

Skills:

Routing, Python, Tcl, CTS, floorplanning, Placement Optimization, Antenna Density, LVS, Power Planning, IC Validator, Calibre, Physical Verification, Signoff Closure, Physical Design, ERC, Timing Closure, ECO Implementation, DRC

Lead Physical Design Engineer

leadsoc technologies pvt ltd
Bengaluru, India

Skills:

C, Perl, Tcl, Clock Planning, Physical Verification, floorplanning, Placement and Routing, Timing Closure, Physical Design Implementation

Physical Design Engineer

Xilinx
X
India

Skills:

Python, Routing, Perl, Tcl, CTS, primetime, ICC2, LVS, Physical Verification, Extraction, StarRC, STA timing closure, Placement, Synopsys Design Compiler, Power-plan Synthesis, Apache Redhawk, Mentor Graphics Calibre, Crosstalk Analysis, EM, Ir, ICC Fusion Compiler, Physical Design, Timing Closure, DRC, PNR tools

Physical Design Engineer

Accenture
A
Bengaluru, India

Skills:

Electronic design automation tools, Physical Design, Design for manufacturability, Placement and routing methodologies, Clock Tree Synthesis, Design rule checks, Timing closure techniques

Beware of Scammers

We don’t charge money for job offers

Know More