Search by job, company or skills

Q

Physical Design Engineer, Sr Lead

Save
new job description bg glownew job description bg glow
  • Posted 5 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Company:

Qualcomm India Private Limited

Job Area:

Engineering Group, Engineering Group > Hardware Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.

Minimum Qualifications:

  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.

OR

Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.

OR

PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.

Hi Surpreeth ,

Job Overview:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.

Qualcomm Bangalore Camera Team is focused on developing high-performance, power-efficient, and highly optimized cores. In this role, you will drive end-to-end ownership of complex hierarchical modules, taking designs from RTL to GDSII, including synthesis, place & route, and timing closure, with a strong emphasis on achieving best-in-class PPA (Power, Performance, Area).

You will play a key role in delivering designs that push the boundaries of performance, efficiency, and scalability.

We foster a collaborative, creative, and flexible work environment, united by a shared vision to build innovative methods that have a meaningful impact.

Minimum Qualifications:

Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.

OR

Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience.

OR

PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.

Experience:

  • 6+ years of experience in Physical Design, including floorplanning, Place & Route (PNR), Clock Tree Synthesis (CTS), and STA signoff checks
  • Hands-on experience owning end-to-end Physical Design from netlist to GDSII, including HM-level PV, LEC, low-power checks, PDN design, and STA closure
  • Experience with voltage islands and low-power design methodologies, flows, and implementation
  • Strong focus on achieving optimal PPA (Power, Performance, Area)
  • Strong familiarity with industry-standard tools such as Fusion Compiler (FC), Genus, Innovus, , PrimeTime (PT), Tempus, Voltus, and RedHawk
  • Solid understanding of the full Physical Design flow from floorplanning to post-route optimization and timing signoff, including IR drop analysis and physical verification
  • Experience in implementing complex ECOs for timing convergence across multiple corners using Tweaker, Tempus, and physical ECO flows in PrimeTime
  • Knowledge of power optimization techniques and methods to minimize power consumption
  • Experience in deep submicron technology nodes (preferred)
  • Understanding of high-performance and low-power implementation techniques (preferred)
  • Strong fundamentals in Physical Design and VLSI concepts
  • Proficiency in scripting languages such as Perl, Python and TCL

Roles and Responsibilities

  • Collaborate with cross-functional teams (Design, CAD) to address critical physical design challenges in Camera PNR Implementation.
  • Develop innovative techniques within Physical Design and optimization space to meet stringent PPA targets.
  • Engage with external CAD tool vendors and internal CAD teams to identify and enhance optimization issues related to Camera designs.
  • Partner with all block-level implementation teams to analyze, implement, and improve optimization methods relevant to the designs.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [Confidential Information] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.





More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 147495581

Similar Jobs

Bengaluru, India

Skills:

RoutingPerlPythonTclPhysical Design Methodologypower analysisCadence PD Tool FlowEM AnalysisPower Integrity ConceptsNoise AnalysisPower Rail PDN AnalysisCurrent Density CheckPlacementPower GatingLogic SynthesisClock Tree SynthesisVoltage IslandsIR Verification

Bengaluru, India

Skills:

EcosPythonTclphysical closureCTSFusion CompilerICC2physical design implementationAsic Physical DesignTiming ConceptsInnovusPD flows and methodologies

Bengaluru, India

Skills:

Synopsys tool suitephysical design verificationIR EM analysis and resolutionICV or Calibre toolsblock level and full-chip physical verification methodologyfull chip floor-planning and integrationcomplete physical design flowblock subsystem timing closure

Bengaluru, India

Skills:

routingblock level place and routefloor-planningPower grid analysisExtractionPhysical SynthesisNetlistfull chip implementationGDS flowSTA timingflow-automationSignal Integrityclock tree optimizationformal verificationDftTiming ConstraintsRegressiondigital design automationTiming ClosureCTS IO timingRTL-to-GDSIIAntenna fixing

Bengaluru, India

Skills:

pipelining rtl development EcosPerlPythonTclGenus Fusion CompilerClock gatingDesign DFTCadence Conformal LECUPFLow-power design implementationCadence Conformal Low PowerMCMM synthesisPhysical SynthesisPhysical DesignSTA timing closureMulti-clock domain designsSynopsys DCGSynopsys Prime TimeSynthesis methodologiesTiming Constraintsformal verification