

Search by job, company or skills

Hi All,
Tech Mahindra hiring Physical Design Engineers for Bangalore
Exp: 7-10yrs
Location: Bengaluru
NP: 0-60days
JD:
We are looking for a profile with around 7 yrs of experience for PD, who has good exposure to PnR/ECO/signoff methodologies and capable of handling a medium complexity block independently!
If interested, please share your updated CV to [Confidential Information]
Job ID: 145174489
Skills:
clocking , power integrity , LV EM IR Analysis, ESD Analysis, Physical Design Integration, RTL2GDS Implementation, Signal Integrity, PPA Power DRC Signoff, LVS clean-up, DRC, PNR Floor Plan, Power Mesh, Timing Signoff
Skills:
redhawk , Synopsys ICC2, PNR and signoff tools, Cadence Innovus, Physical Verification, IR EM mitigation, PDN methodology, floorplanning, STA constraints, physical design implementation, primetime, Tempus, Voltus
Skills:
redhawk , Tcl, Perl, Python, Scripting Languages, PrimeTime PT, Physical Verification, floorplanning, Physical Design, Tempus, STA closure, Genus, HM-level PV, ECOs for timing convergence, PDN design, low-power design methodologies, Tweaker, STA signoff checks, Innovus, Clock Tree Synthesis CTS, voltage islands, LEC low-power checks, Place Route PNR, Voltus, Fusion Compiler FC, IR drop analysis
Skills:
cadence encounter , Shell, Unix, Linux, Flow automation, Python Script, SDC STA and Equivalence checking, Tapeout sign-off experience, 10nm 7nm 5nm process nodes, Synopsys ICC2 tool set, Physical Design, PnR tools like ICC2 Innovus, Skill
Skills:
routing, Sta, CTS, ECO execution, Pv, floorplanning, Dfm, constraints synthesis, Dft, Si, Timing Closure, block-level PnR, Netlist to GDS flow