Search by job, company or skills

Physical Design Engineer

4-10 Years

This job is no longer accepting applications

Job Description

Job Description – Physical Design Engineer

Position: Physical Design Engineer

Location: Noida

Experience: 4–10 Years

Notice Period: Immediate Joiners Preferred

Job Summary

We are seeking an experienced Physical Design Engineer to work on cutting-edge ASIC/SoC designs. The ideal candidate should have hands-on experience across the complete physical design flow, strong timing closure expertise, and the ability to deliver high-quality designs within aggressive project timelines.

Key Responsibilities

  • Execute the complete Physical Design flow from Netlist to GDSII.
  • Perform floorplanning, power planning, placement, CTS, routing, and physical verification.
  • Drive timing closure by resolving setup and hold violations.
  • Perform congestion analysis and optimize PPA (Power, Performance, Area).
  • Analyze and fix DRC, LVS, antenna, ERC, IR drop, and electromigration (EM) issues.
  • Implement ECOs for timing and functional changes.
  • Perform static timing analysis (STA) and signoff using industry-standard methodologies.
  • Work closely with RTL, DFT, Verification, and Signoff teams to achieve successful tape-outs.
  • Debug and resolve implementation issues while ensuring design quality and schedule adherence.
  • Support multiple projects across advanced technology nodes.

Required Skills

  • 4–10 years of hands-on experience in ASIC Physical Design.
  • Strong expertise in the complete Physical Design flow.
  • Experience in Floorplanning, Placement, CTS, Routing, Timing Closure, Physical Verification, and ECO implementation.
  • Good understanding of STA concepts, clock tree optimization, and power optimization.
  • Experience with IR Drop, EM analysis, DRC/LVS closure, and signoff methodologies.
  • Hands-on experience with Synopsys ICC2/Fusion Compiler or Cadence Innovus.
  • Working knowledge of PrimeTime, StarRC, RedHawk/Voltus, Calibre, or equivalent signoff tools.
  • Experience with advanced technology nodes (16nm/7nm/5nm/3nm) is highly preferred.
  • Good scripting knowledge in Tcl, Shell, or Python is an added advantage.

Preferred Qualifications

  • Bachelor's or Master's degree in Electronics, Electrical Engineering, or a related field.
  • Excellent analytical and debugging skills.
  • Strong communication and collaboration skills.
  • Experience in successful tape-outs is preferred.

Location: Noida

Experience: 4–10 Years

Joining: Immediate to 20 Days preferred

More Info

Job Type:
Function:
Employment Type:

Job ID: 151357753

Similar Jobs

Noida, India

Skills:

SocScripting LanguagesLVSpower planUPFPlace RouteTweakerPrimeClosureCadence ToolsSTA flow methodologyESD analysisFloor planprimetimeTempusIP level Synthesisanalog digital interfaceformal verificationERCIO ringDRC

Noida, India

Skills:

redhawk EcosPerlFcTclStaCPU DomainPtTempusPhysical DesignInnovusGenusVoltas

Noida, India

Skills:

RoutingPlacementSynthesisGDSIIIR Drop AnalysisSoC Physical DesignSignal Integrity ClosureICC InnovusfloorplanningCTSPower Physical VerificationSta

Noida, India

Skills:

Tcl ScriptingRTL synthesisConformalSynopsys Fusion CompilerLECVCLPUPFCadence Genus

Beware of Scammers

We don’t charge money for job offers