Search by job, company or skills

Physical Design Engineer

  • Posted a month ago
  • Be among the first 10 applicants

Job Description

Physical Design Engineer - Senior / Lead

Job Description:

  • Strong background in digital IC design, including floorplanning, placement, routing, clock tree synthesis, and optimization.
  • Tools Expertise: Proficient in Innovus, ICC2, and Fusion Compiler for place and route, timing closure, and physical design sign-off.
  • Physical Design: Experience in floorplanning, placement, routing, clock tree synthesis (CTS), and static timing analysis (STA).
  • Optimization: Focus on power, performance, and area (PPA) optimization.
  • Sign-off: Conduct DRC, LVS, and parasitic extraction for clean designs.
  • Advanced Process Nodes: Experience with 7nm, 5nm, or lower process nodes.
  • Cross-functional Collaboration: Work closely with design, verification, and manufacturing teams.
  • Tape-out: Drive tape-out process and ensure high-quality designs.
  • Qualifications: Bachelor's or Master's degree in Electrical Engineering, with 5+ years of experience.
  • Preferred: Experience with DFM, DFT, and advanced packaging technologies.

Additional Skills:

  • Proficiency in scripting languages like TCL, Perl, or Python for automating design tasks.
  • Excellent problem-solving skills and attention to detail.
  • Strong communication skills and the ability to collaborate effectively in a team environment.

Experience: 4 to 8 years

Location: Bangalore / Hyderabad

More Info

About Company

Job ID: 144789219

Similar Jobs

Bengaluru, India

Skills:

Perl ScriptingStaHigh Speed CoresCircuit Level ComprehensionRTL to GDSII ImplementationSignal IntegrityLeakage PowerMulti-Vt FlowDfmIC designPower Supply ManagementDeep Sub-Micron Design ProblemsPhysical DesignPower GatingHigh Frequency Design ConvergencePDN MethodologyPPA TargetsTiming Signoff

Bengaluru, India

Skills:

EcosroutingPerlPythonTclStaSynthesisDesign CompilerCTSprimetimeFusion CompilerfloorplanningAsic Physical Designsetup hold closurePlacementMCMM timing analysisSynopsys ICC2

Bengaluru, India

Skills:

power optimization routingPerlVerilogPythonTclSynthesissubmicron process node technologiesTiming Analysispower delivery methodologiesLVSPower Estimationformal verificationVHDLlayout verification methodsDRCPlacementlow-power design techniquestiming signoffClock Tree Synthesis

Bengaluru, India

Skills:

layout verification System VerilogComputer EngineeringTclASIC DesignElectrical EngineeringComputer Sciencedesign ruleslow power designs

Bengaluru, India

Skills:

Physical DesignDesign for manufacturabilityTiming closure methodologiesPlacement and routing techniquesClock Tree SynthesisDesign rule checks

Beware of Scammers

We don’t charge money for job offers