Lead Design Engineer

CADENCE

5-7 Years

Hyderabad, India

This job is no longer accepting applications

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Development, automation and maintenance of EDA flows and scripts for physical implementation
Develop TFM to optimize PPA for IP's and Soft Controllers
PPA characterization and optimization of flow for performance-oriented and power-oriented best-in-class IP cores in advanced process nodes, on TSMC, Intel, Samsung and Rapidus Foundries
Manage regression infrastructure that tracks quality of the RTL/flow development as well as the PPA of the key designs.
Digital design implementation using Cadence EDA tools - Genus, Innovus, Conformal, Litmus, Tempus, Voltus, Certus, Pegasus and other backend tools
Candidate will be working on automation of Full chip floorplanning using latest AI tools. Involving in active AI agent based partition for Full Chip Floorplanning.
Required skills –
Educational Qualification: MS/MTech/BE/ BTech in Electronics from reputed institutes with 5 + years experience
Physical design experience in ASIC design environment
Should have knowledge of complete ASIC Design Flow, including Synthesis, Physical Designing , Timing Analysis, Power Analysis and Formal Verification
Should have excellent leadership, communication, analytical and problem solving skills.
Expertise on High frequency design methodologies for complete ASIC backend flows.
Candidate with experience in Full Chip (SoC level) floorplanning, pin assignment, global clock distribution across all subsystems is a plus point.
Good communication skills, strong analytical problem solving skills and willingness to learn quickly.
Solid scripting skills including Python and Tcl.
Should be self-motivated and good team player.

We're doing work that matters. Help us solve what others can't.

More Info

Job Type:

Industry:

Function:

Employment Type:

About Company

CADENCE

Job ID: 151453299

Jobs by Skill - IT

Jobs by Skill - Non IT

International Jobs

Last Updated: 21-08-2026 07:22:31 AM

Homejobs in Hyderabad / Secunderabad, TelanganaLead Design Engineer

Similar Jobs

Lead Design Engineer

Cadence

5-7 yrs

Hyderabad, India

Skills:

litmus , Python, Tcl, Innovus, pegasus, Genus, Tempus, Conformal, Certus, Cadence EDA tools, Voltus

Lead Engineer - Design Verification (Low power UPF/CPF)

Silicon Labs

6-8 yrs

Hyderabad, India

Skills:

Perl, Debugging, Python, CPF, Uvm, UPF, systemverilog, Low-power design techniques, Coverage-driven verification

Senior / Lead Physical Design Engineer

Axiado Corporation

8-12 yrs

Hyderabad, India

Skills:

Routing, Python, Tcl, CTS, floorplanning, Placement Optimization, Antenna Density, LVS, Power Planning, IC Validator, Calibre, Physical Verification, Signoff Closure, Physical Design, ERC, Timing Closure, ECO Implementation, DRC

Lead /Senior Design Verification Engineer

BitSilica

4-6 yrs

Hyderabad, India

Skills:

Usb, C, Debugging, Object Oriented Programming, Writing Test Cases, DDR, Ethernet, Perl, Pcie, Tcl, Function coverage, Coverage driven verification, IP Subsystem SOC ASIC Verification, Axi, Code coverage analysis, Test bench development, CXL, Simulation, Eth

Lead Physical Design Engineer with PnR (Placement & Routing)

MosChip Semiconductor

6-15 yrs

Hyderabad, India

Skills:

Tcl, PERL, Cadence, Floor Planning, SI Aware Routing, Synopsys, Voltage Islands, Timing Analysis Closure, ECO Tasks, Physical Verification, Timing Optimization, Substrate-bias Techniques, Asic Physical Design, Power Gating, Physical Design, Timing Closure on High Speed Interfaces, low power design, IR Drop Analysis, Antenna Checks, Signal Integrity Closure