Search by job, company or skills

Lead Design Engineer

CADENCE
6-10 Years
Bengaluru, India
  • Posted a month ago
  • Be among the first 10 applicants

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Position Description

  • IP Integration and release Engineer for SSG IP Release engineering team.
  • Position is based in Bangalore.
  • The role would include IP integration, verification, and release of the IP solution of Cadence to different customers.
  • The work involved will be working with the existing RTL, integration of the PHY and controller to create the sub-system, addition of new features into the RTL, ensuring various customer configurations are clean as part of verification regressions, supporting customers, ensuring design is clean for LINT and CDC design guidelines.
  • Proficient in ASIC development flows like Lint/CDC/Synthesis (preferably with Genus)/STA. Ability to debug and setup new flows.

Position Requirements

  • BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design verification engineer, with a large portion of the recent work experience on RTL integration and verification.
  • 6-10 years of core RTL integration and verification experience using Verilog is a must.
  • System Verilog experience and experience with UVM based environment usage / debugging is required.
  • PCIe/CXL/IDE experience is highly desirable. Prior experience in implementation of complex protocols is a must.
  • Prior experience in IP development teams would be an added advantage.

Scripting knowledge is an advantage.

We're doing work that matters. Help us solve what others can't.

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Technology
Employment Type:
Full time

About Company

Job ID: 148623933

Last Updated: 21-07-2026 00:31:01 PM
Homejobs in Bengaluru / BangaloreLead Design Engineer

Similar Jobs

Lead Design Engineer - Aero Engine Product Change Management

Infosys
I
Bengaluru, India

Skills:

Configuration Management, Requirements Management, Verification Validation, Airworthiness Regulations, DFX Methodologies, APQP Processes, Aero Engine Product Change Management, Dfmea

Lead Design Engineer

cadence
Bengaluru, India

Skills:

C Programming Language, Tcl Scripting, Embedded programming languages, Waveform viewers, Low level APIs on Microcontrollers, Simulators, Verification EDA Tools, Bare-metal programming

Lead Design Engineer - Digital IP

Larsen & Toubro
Bengaluru, India

Skills:

Vcs, Tcl, Verilog, System Verilog, Python, Perl, Sec, Questa, spyglass, LINT, Xcelium, cdc, Jasper-FPV, Questa CDC, RDC

Lead Design Engineer

Cadence
C
Bengaluru

Skills:

SystemVerilog Assertions (SVA), Verilog, Computer Architecture, systemverilog, Uvm, Digital Design, Micro-architecture, Rtl Design, Design Verification

Lead Design Engineer

Cadence Design Systems (India) Pvt Ltd
C
Bengaluru

Skills:

System Verilog, Environment Development, Uvm, Design Verification, Functional Verification, Test Plan Generation