Layout Design
- Posted 8 hours ago
- Be among the first 10 applicants
Job Description
WE ARE HIRING | Senior Analog Layout Engineer
Location: Hyderabad
Experience: 3–8 Years
Work Mode: Work from Office
Interview: Face-to-Face (Mandatory)
We are looking for experienced Analog Layout Engineers with hands-on experience in advanced semiconductor technology nodes, especially TSMC 3nm / 5nm.
Mandatory Skills:
- TSMC 3nm hands-on project experience (minimum 3–6 months).
- Experience with TSMC 5nm, 7nm, 12nm/16nm or other advanced nodes.
- Analog, Mixed-Signal and Custom Digital Block Layout.
- Strong knowledge of LVS, DRC, DFM, Antenna Checks and EMIR.
- Hands-on expertise in Cadence Virtuoso VLE/VXL.
- Experience with Mentor Graphics Calibre DRC/LVS.
- Block-level layout development and full-chip integration support.
- Ability to independently handle layout tasks.
Good to Have:
- HBM layout experience.
- Analog blocks such as Regulators, Charge Pumps and Power Management.
- Recent experience in TSMC 3nm / 5nm nodes.
Additional Details:
- Qualification: BE / M.Tech in Electronics / VLSI.
- Notice Period: Immediate joiners or maximum 15 days.
Interested candidates can share their updated resumes at:
More Info
Key Skills
About Company
SysTechCorp Inc provides leading-edge technology services that empower our clients to meet and exceed their strategic business objectives. Our AI, ML, Mobile, Cloud, and ERP practice is backed by years of experience and deep domain expertise in a wide range of industry verticals.
Skills:
device physics matching techniques, Bandgaps, Custom Analog Layout, Mentor Graphics verification tools Calibre, Oscillators, ADCs, analog and mixed-signal layout techniques, Cadence Layout tools Virtuoso, DACs, Temperature Sensor, Bias Circuits, OPAMP circuits, Physical Verification LVS DRC ERC ANT with Calibre, LDOs, ESD Latchup mitigation techniques, circuit parasitic extraction reduction, VXL compliance
Skills:
Mentor Graphic Calibre DRC, Full chip level integration support, TSMC 3nm, Cadence VLE, Design and development of critical analog mixed-signal custom digital block