Search by job, company or skills

IP Verification Lead Engineer, Sr

  • Posted 4 days ago
  • Be among the first 10 applicants

Job Description

Company

Qualcomm India Private Limited

Job Area

Engineering Group, Engineering Group > Hardware Engineering

General Summary

  • Minimum Exp Level should be 6+ years in IP level verification
  • Good in system Verilog and UVM Concept.
  • Should have good understanding and in hand experience in developing testbench from scratch and aware of all TB environment concept.
  • Should be good in Debugging design by using VCS tool.
  • Good understanding of digital and Verilog concept.
  • Preferrable to have experience in Security related IP like cryptography and prng and RSA algorithms.
  • Preferrable to have understanding in SiFive RISC processor.
  • Good understanding in basic bus protocol like AHB/AXI/APB.
  • Good understanding in Functional/Code coverage.
  • Good to have Formal tool knowledge either VCF or Jasper gold.

Minimum Qualifications


  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.

OR

Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.

OR

PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [Confidential Information] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 152035499

Similar Jobs

Bengaluru, India

Skills:

cache coherency NocPcieVerilogClearcasePythonGitPerlTclarchitecture definitionRTL implementationcdcInfrastructure IPscustom protocol designRDCmemory systemsmicroarchitecture developmentSynthesisUALinkESUNAI scale-up interconnect fabricssystemverilogLINTTiming Closureperformance optimizationCXL

Bengaluru, India

Skills:

CVcsJtagPerlVerilogPythonTclVerdiMBISTDFT micro-architectureSynopsys TetramaxEDA ToolsScanMentor Tessent

Bengaluru, India

Skills:

static timing analysisPerlPythonEDA tools for synthesisLINTcdcdigital design principlesverification methodologiesRTL design using Verilogclocking resetsSimulationTiming AnalysisRTL quality tools such as SpyglassRDCVHDLlow-power design techniques

Bengaluru, India

Skills:

arm architecture UartPcieVerilogI2cFlashlow power methodologysystem debug infrastructureRTL level checksdigital ASIC designsystemverilogSSPAMBA bus protocolssystem memory hierarchyconstraints developmentARM based ecosystem componentsmulti-core SOC designsDRAMARM v8 and v9 specificationsDC DC-T based synthesis

Bengaluru, India

Skills:

UnixLsfJenkinsGitShellLinuxVerilogGitlabPythonTclSynthesiscdcSimulationRTLmakesystemverilogRDCUGELINTLow PowerSlurm

Beware of Scammers

We don’t charge money for job offers