Search by job, company or skills

FPGA Engineer

FPGA Engineer

ALTEN Calsoft Labs
2-4 Years
Not Disclosed

This job is no longer accepting applications

Job Description

RTL FPGA Design Engineer

Experience: 2 to 4 Years

Location: Hyderabad, India.

Job Description:

  • Minimum of 2 years of RTL design and development experience, preferably in a customer facing role
  • Minimum of 2 years of experience in FPGA Verilog design, technology, and tools
  • Experience in developing RTL designs in one or more of the following technologies: PCIe, Ethernet, TCP/IP, Packet processing, USB, etc.
  • Proficient in debugging RTL code using simulation tools
  • Excellent ability to analyze and isolate RTL and test bench issues
  • Proficient in using UVM testbenches and working in Linux and Windows environments
  • Experience in HW testing, including working with test equipment, logic and traffic analyzers, test generators, etc.
  • Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process
  • Scripting language experience: Perl, Python, Makefile, shell preferred.
  • Experience in C programming is an advantage.

About Company

ACL Digital, part of the ALTEN Group, is a trusted AI-led, Digital & Systems Engineering Partner driving innovation by designing and building intelligent systems across the full technology stack — from chip to cloud. By integrating AI and data-powered solutions, we help enterprises accelerate digital transformation, optimize operations, and achieve scalable business outcomes. Partner with us to turn complexity into clarity and shape the future of your organization.

More Info

Job Type:
Function:
Employment Type:

Key Skills

acceleration HLS tools

FPGA Verilog design

UVM testbenches

TCP IP Packet processing

simulation profile efficiency improvement

HW testing

test generators

traffic analyzers

debugging RTL code

Windows

Shell

About Company

Similar Jobs

5-7 yrs
Hyderabad, India
Skills:
rtl development , Verilog, C Programming, Systemc, Linux, Pcie, Computer Architecture, Python, Ethernet, Xilinx development tool chain, Versal Virtex FPGAs, Axi, storage protocols, AMBA protocols
5-10 yrs
Hyderabad, India
Skills:
Tcl Scripting, Verilog, Rtl Design, FPGA hardware platforms, VHDL, FPGA development, Questasim
4-10 yrs
Hyderabad, India
Skills:
Tcl Scripting, Vivado Quartus or Libero Tools, Experience using Oscilloscopes and Logic Analyzers, CDC Clock Domain Crossing Analysis, FPGA Design and Validation, High-Speed Protocols PCIe Ethernet DDR Transceivers, Hardware Debugging and Board Bring-up, Simulation using Questasim, RTL Design using Verilog VHDL, Static Timing Analysis STA, FPGA Design Flow Synthesis Implementation P R Timing Closure, FPGA Integration Experience
6-8 yrs
Hyderabad, India
Skills:
synplify , Vcs, Shell, Verilog, Python, Tcl, quartus, systemverilog, Lattice FPGAs, VHDL, Vivado, Questa, Intel Altera, Modelsim, Xilinx