Search by job, company or skills

5-10 Years
Not Disclosed
Early Applicant
  • Posted 2 months ago
  • Be among the first 10 applicants

Job Description

Role Overview

We are seeking an experienced FPGA Design Engineer with 5 to 10 years of hands-on expertise in FPGA development, design flow, and hardware debugging. The ideal candidate will have strong knowledge of FPGA tools, RTL design, and protocols, with exposure to domain-specific applications such as SDI, DisplayPort, HDMI, and Ethernet.

Key Responsibilities

  • Design, implement, and verify FPGA-based solutions across multiple domains.
  • Work with FPGA design flow including synthesis, place-and-route (PNR), and timing closure.
  • Perform timing analysis and resolve timing-related issues.
  • Conduct simulation using Questasim and validate designs.
  • Debug hardware in lab setups using oscilloscopes, analyzers, and FPGA debuggers.
  • Enhance and maintain design documentation based on project updates and improvements.
  • Collaborate with cross-functional teams to integrate FPGA designs into larger systems.

Required Skills & Experience

  • Strong knowledge of FPGAs and hands-on experience with Synthesis and Implementation tools, like Libero or Vivado or Quartus.
  • Proficiency in RTL design (Verilog/VHDL).
  • Experience with FPGA hardware platforms and lab-based validation.
  • Hands-on experience with Tcl scripting for automation.
  • Understanding of IPs such as Transceivers, DDR, and PCIe.
  • Familiarity with simulation tools like Questasim.
  • Strong debugging skills using hardware tools (oscilloscopes, analyzers, etc.).

Domain Knowledge (Preferred)

  • SDI, DisplayPort, HDMI 2.2, SLVS OR
  • Motor Control, Holoscan OR
  • TSN (Time-Sensitive Networking), Ethernet protocols

Desired Attributes

  • Strong problem-solving and analytical skills.
  • Ability to work independently and in collaborative team environments.
  • Excellent documentation and communication skills.
  • Passion for exploring new FPGA trends and applying them to real-world applications
  • FPGA Design and Validation experience
  • Experience validating FPGA designs on Board
  • Should be able to use Oscilloscopes
  • Usage of Spirent or other Traffic generator tools will be added advantage
  • Proficient with scripting language like TCL
  • Good understanding of Lint, CDC is desired
  • Knowledge of usage of AI Agents and Prompt Engineering is a plus.

More Info

Job Type:
Industry:
Function:
Employment Type:

Key Skills

FPGA hardware platforms

FPGA development

Questasim

Similar Jobs

5-7 yrs
Hyderabad, India
Skills:
rtl development , Verilog, C Programming, Systemc, Linux, Pcie, Computer Architecture, Python, Ethernet, Xilinx development tool chain, Versal Virtex FPGAs, Axi, storage protocols, AMBA protocols
8-10 yrs
Hyderabad, India
Skills:
Perl, Python, Tcl, FPGA prototyping methodologies, design enablement flows, validation documentation, FPGA Emulation, tools specification, ACAP Compilation Tools, hardware emulation platforms
7-9 yrs
Hyderabad, India
Skills:
Hdl Languages, Perl, Verilog, Python, Tcl, FPGA tools, quartus, VHDL, Vivado, systemverilog
4-10 yrs
Hyderabad, India
Skills:
Tcl Scripting, Vivado Quartus or Libero Tools, Experience using Oscilloscopes and Logic Analyzers, CDC Clock Domain Crossing Analysis, FPGA Design and Validation, High-Speed Protocols PCIe Ethernet DDR Transceivers, Hardware Debugging and Board Bring-up, Simulation using Questasim, RTL Design using Verilog VHDL, Static Timing Analysis STA, FPGA Design Flow Synthesis Implementation P R Timing Closure, FPGA Integration Experience
8-10 yrs
Hyderabad, India
Skills:
Perl, Python, Tcl, FPGA prototyping methodologies, design enablement flows, validation documentation, tools specification, hardware emulation platforms, Emulation Prototyping domain, pre-silicon validation, Protium, FPGA or ASIC design process, RTL based design flows, emulation prototyping customer use cases, HAPS