

Search by job, company or skills

Job Title: Formal Verification Engineer
Location: Bangalore
Experience: 4+Years
Job Type: Full-time
Industry: Semiconductor / ASIC Design / EDA
Education: B.E./B.Tech or M.E./M.Tech in ECE/EEE/Computer Engineering
Job Description:
We are looking for a highly motivated Formal Verification Engineer to join our Design Verification team. The candidate will be responsible for developing and executing formal verification strategies to ensure functional correctness of complex IP and SoC designs.
Key Responsibilities:
Required Skills:
Desirable Skills:
Interested can Share CV to [Confidential Information]
Job ID: 144816743
Skills:
Verilog, model checking, VHDL, equivalence checking, formal verification techniques, SoC Verification
Skills:
Questa, JasperGold, VC Formal
Skills:
Python, Jasper VC Formal, formal verification, Property-based FV, Formal Tools, SVA, Questa Formal
Skills:
Shell, Python, Perl, formal verification technologies, complexity reduction techniques, high quality testplans, formal testbenches, root-causing counter-examples
Skills:
Verilog, System Verilog, model checking, Abstraction Modeling, formal verification, Convergence Strategies, Logic Microarchitecture Fundamentals, Simulation Techniques, Equivalence Checking