
Search by job, company or skills
Job Title: Formal Verification Engineer
Location: Bangalore
Experience: 4+Years
Job Type: Full-time
Industry: Semiconductor / ASIC Design / EDA
Education: B.E./B.Tech or M.E./M.Tech in ECE/EEE/Computer Engineering
Job Description:
We are looking for a highly motivated Formal Verification Engineer to join our Design Verification team. The candidate will be responsible for developing and executing formal verification strategies to ensure functional correctness of complex IP and SoC designs.
Key Responsibilities:
Required Skills:
Desirable Skills:
Interested can Share CV to [Confidential Information]
Job ID: 144816743
Skills:
Cadence LEC, formal verification, Physical Design, Conformal ECO generation
Skills:
Shell, Python, Perl, complexity reduction techniques, formal verification technologies, high quality testplans, formal testbenches
Skills:
System Verilog, SEQ, DPV, FPV, formal verification, System Verilog Assertions
Skills:
Python, Low Power Formal Methodology, Jasper VC Formal, formal verification, Formal Tools, Property-based FV, SVA, Questa Formal
Skills:
model checking, formal proofs, equivalence checking algorithms, abstraction models, formal verification tools
We don’t charge any money for job offers