
Search by job, company or skills
About Marvell
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
IP program Manager will be part of Central Engineering's program management team responsible for the IP development and delivery for Marvell's products and custom silicon businesses, giving the opportunity to contribute to the successes of numerous Marvell programsWhat You Can Expect
What We're Looking For
Additional Compensation and Benefit Elements
With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We're dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it's like to work at Marvell, visit our page.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-RV1Marvell Technology, Inc. is an American company, based in Delaware, which develops and produces semiconductors and related technology. Founded in 1995, the company had more than 6,000 employees as of 2013,[2] and 10,000 patents worldwide and annual revenue of $2.9 billion (FY19). Its U.S. headquarters is located in Santa Clara, California
Job ID: 147780389
Skills:
IP Program Management, timing validation, mixed signal IP design, design for test, Layout, PNR, analog logic design
Skills:
Debugging, Clp, Silicon Validation, Dft, Scan Insertion, ATPG, Rtl Design, Timing Closure, LEC, IEEE 1500
Skills:
production yield targets, transistor-level design, block-level modeling, SPICE Spectre simulation, mixed-signal IC design for mobile applications, advanced packaging, top-level simulation, IC physical layout management, Cadence CAD toolset, BCD process technologies, analog mixed-signal IC design, VHDL co-simulation, system-level verification, semiconductor IC processing, hand analysis, production test solutions, IC system partitioning, top-down IC design methodologies, signal chain analysis, architectural trade-off analysis
Skills:
Scripting Languages, Sta, Synthesis, Flow development, PNR, Digital Implementation flow, debugging skills, ML based Solutions
Skills:
Logic Design, Static Timing Analysis, Tcl, Python, Perl, Jasper, IR drop, coverage analysis, RTL lint tools, ATE debug, Logic Synthesis, EDA Tools, Sta, RTL2GDS flow, Logic Equivalent Checking, Cadence Modus, Synthesis, post silicon validation, Verification, DFT concepts, ATPG tools, RTL implementation, debugging skills, Scan Insertion